


The Hardware of the ATLAS Pixel Detector Control System



Tobias Henss,
University of Wuppertal




Content



- I. Pixel Detector
- II. DCS Overview
- III. Hardware
- IV. Summary

The Pixel Detector



- $\sim 6.5 \text{ kW}$
- -7°C operation temperature
- evaporative C_3F_8 cooling system


- 1744 modules
- 3 layers with $r = 5, 9, 12 \text{ cm}$
- 3 space points for $|\eta| < 2.5$
- 80 million Pixels ($\sim 90\%$ ATLAS)
- main task: vertex-reconstruction



Pixel Detector Geography



- Disc
- BLayer
- Layer1
- Layer2
 - max. 26 parallel cooling circuits (PCCs) per layer
- 4 half-staves / 2 sectors per PCC
 - 6 / 7 modules per half-stave




Hardware Requirements



- high power density (~6.5 kW)
 - thermal interlock
- radiation
 - radiation hard / tolerant devices
 - enable for long distance powering (LV -> regulators)
- granularity
 - costs for power supplies
 - high availability
- optical link
 - laser interlock
 - supply and control
- low cost / manpower
 - common parts (ATLAS ELMB)
 - common interfaces (CAN, TCP/IP)
- grounding scheme
 - floating
 - prevention of transients
 - use of opto-couplers or transformers



The DCS Hardware




Low Voltage



LV-PP4:

- mapping of regulator boards to PS channels
- uses ELMB
- current measurement of plus lines:
 - 2- 10 mA tested precision
 - 0 V to 2 V range
 - opto-decoupled
- current measurement on return lines can be added for selected boards



Wiener LV supply:

- LV for the modules VDD and VDDA
- 12 channel power supply
- max 12 V / 11.5 A
- floating
- protections:
 - over-voltage, over-current


next slide




Regulator Station



- protects sensitive front end chips against transients
- 12 regulator boards/station
- 1 controller board per station (FPGA Actel APA075 internal control, ELMB communication to outer world)
- reg. board houses 16 regulator circuits (all you need for one half stave)
- key component: ST LHC4913
- adjustable output voltage 0 to 12 V via digital trimmers
- external on/off control



High Voltage



Iseg HV supply:

- module depletion HV
- 16 channel power supply
- max 700 V / 4 mA
- floating
- protections:
 - over-voltage, over-current

HV-PP4:

- mapping of modules to PS channels (modularity 6/7 or 2)
- uses ELMB
- objective of current measurement (to be implemented):
 - 5% precision
 - 0.4 μ A to 4 mA range
 - opto-decoupled




SC-OLink



Supply and Control for the Opto Link (SC-OLink):

- floating outputs between 5-20 V and 20-800 mA
- controlled and monitored by an ELMB
- decoupled via opto-couplers / transformers
- 12 bit DAC with SPI interface
- hardware current limitation



Interlock System Requirements



- prevention of human injuries (lasers)
- prevention of detector damage (temperature)
- fast reaction time
- hardware based
- self-certifying (by monitoring)
- radiation tolerant
- flexible logic (changing modularities)
- fine granularity




Interlock System



BBIM:

- digitization / discrimination of analog temperature values
- uses ELMB for monitoring




Interlock System:

- receives digital signals and creates interlocks
- distributes interlocks to the PS
- uses ELMBs for monitoring



The Interlock System






Connection to Control PCs

CAN:

- > 500 nodes
- all but Iseg ELMB-type
- ~5 s update time

TCP/IP:

- only Wiener
- private network



Summary



The DCS is responsible for:

- control of all power supplies
- monitoring of all process parameters
- the interlock safety system

It makes use of:

- a variety of sensors
- many custom made components that all use the **ELMB**:

- Building Block Monitoring (BBM)
- Building Block Interlock Monitoring (BBIM)
- High-Voltage Patch Panel 4 (HV-PP4)
- Low-Voltage Patch Panel 4 (LV-PP4)
- Supply and Control for the Opto Link (SC-OLink)
- Regulator Station
- Logic Unit (LU)
- Interlock Distribution Box (IDB)



DCS design parameters



- # power supplies: ~ 120
- # PS channels: > 5.000
- # parameters: > 30.000

- # operator: 1
- # PCs: ~ 10
- # CAN-nodes: > 500
- reaction speed SW: ~ 5 s
- **automatic operation** (via FSM / DAQ is Master)


- **HW-bases emergency system** (interlock system)
- reaction speed PS (interlock): < 250 ms
- veto on **ALL** power supplies (not nec. at the same time)




The Pixel Module




- 2 cm x 6 cm x 250 μm silicon sensor
- 16 front-end chips
- module control chip (communication, control)
- 46.080 Pixels (each 50 x 400 μm)
- amplifier- / discriminator circuit per Pixel
- NTC temperature sensor
- depletion voltage up to 700 V
- VDD \sim 1.7 V
- VDDA \sim 2.1 V




Environmental Sensors



The ATLAS Experiment




The Interlock System






DCS-Net



- 100 CAN-nodes / Quarter PC
- 135 CAN-nodes on IntraS PC
- total of 535 CAN-nodes
- 9 to 10 CAN-busses / PC



V. Backup



V. Backup

User Interface



„The Hardware“

V. Backup

lseg



„The Hardware of the ATLAS Pixel Detector Control System“



SC-OLink

