



**Trigger Validation Board**  
**(T.V.B.)**


**Lo Trigger Calorimeter on**  
**LHCb Experiment**

Valencia, 29th september 2006

*NB: Microsoft Power-Point Animations*


Cyril Drancourt – LAPP Annecy.

# Trigger detector on LHCb




# Le TRIGGER

- **Data:**  
40 Téra-bytes/s
- **Trigger selection:**  
first level



Trigger Validation Board  
(only for calorimeters)

# Trigger Validation Board



FPGA Input

Outputs: électron

4 bus HCAL


8 bus ECAL

Optical Mezzanine  
8 bus global



Glue FPGA

FPGA HCAL


4 outputs « Hadron »




Selection board in barrack




ECAL crate (rear view)



Validation Board (2x14 boards in ECAL Crate)




ECAL crate (front view)




# Validation Board


- Start design: Sept 2004
- 3 prototypes in lab: 2 in Annecy (nov05&apr05)  
1 in Orsay (dec05)
- Cost for 1 proto: 4428€  
(PCB+Soldering+Takaya\_test+Front\_Panel)  
*MaineCI ASCO ASCO SCHROFF*
- Some technical details:
  - 16 layers
  - 2,4mm tthickness
  - 250  $\mu\text{m}$  vias
  - Free Halogen dielectric
  - ~1000 components
  - 3 Actel ProAsic FPGAs  
(APA750, APA750, APA150)
- Start product: August 2006




# Complete Validation board with 12 ch optic mezzanine(from bologna)




BOTTOM View



TOP View







The screenshot shows the EDMS Web Navigator interface. The top navigation bar includes 'Home | Navigator | Search | Help | EDMS Site | Login' and the user is identified as 'GUEST'. The main header displays 'LHCb Experiment' and 'EDMS Calorimeter trigger'. A left sidebar contains a tree view of the LHCb Experiment structure, with 'Calorimeter trigger' selected. The main content area shows document details for '654806 v.1 Validation Board -2005 V1-'. It lists various documents and files, including PDFs and ZIPs, with their sizes and upload dates. A warning message at the bottom states: 'Warning: Some pages are badly generated (black or visible HTML code)'. The status bar at the bottom indicates 'Document : Terminé (1.468 s)'.

**LHCb Experiment**

Reset Set as Top Search Login **GUEST**

Home | Navigator | Search | Help | EDMS Site | Login

User: **GUEST**

Description:  
Eq. Code:  
EDMS Id: **LHCB-0236 v.0**  
Responsible:

**Displayed**  
Compact listing  
**Extended listing**  
Hide obsolete  
Show obsolete

**Sorted by**  
Default  
**Number**  
Creation Date  
Status

Documents in this node: 1 **Advanced**

**654806 v.1** Validation Board -2005 V1- **Draft For Discussion**


EDMS Id 654806  
documents relatif à la réalisation de la carte


[Doc. page](#)


- schema\_carte\_validation\_2005\_V1\_couleur **pdf** (3 Mb)
- schema\_carte\_validation\_2005\_V1\_noir\_et\_blanc **pdf** (3 Mb) 0 sub-doc 1 version
- Layout\_carte\_validation **pdf** (19 Mb)
- Cablage\_carte\_validation **pdf** (7 Mb)
- Composants\_carte\_validation **pdf** (240 Kb)
- gerber\_PCB\_carte\_validation\_26\_09\_2005 **zip** (1 Mb) **Cyril DRANCOURT** 2005-09-30 Report - Engineering
- gerber\_Cablage\_carte\_validation\_27\_09\_2005 **zip** (98 Kb)
- Face\_Avant\_Carte\_Validation\_2005V1 **pdf** (2 Mb)
- renfort\_carte\_validation **pdf** (20 Kb)
- Photos\_PCB\_carte\_validation\_2005V1 **pdf** (3 Mb)
- CAO\_validation\_en\_PSD151 **zip** (10 Mb)
- Photos\_carte\_validation\_2005V1 **pdf** (1 Mb)

Warning: Some pages are badly generated (black or visible HTML code)

Document : Terminé (1.468 s)









Inputs:  
280MHz  
Synchronic  
Link  
(LVDS level)

D2+  
D2-  
D1+  
D1-  
D0+  
D0-  
CK+  
CK-







CLK  
Distribution

QPLL


GND




CLK diff







# Impedance control: CEM rule





# All wires are adapted

empilement carte validation		couche	epaisseur (mm)	matériau (dielectrique sans halogene)	signaux uni 50 ohms largeur Cu	signaux diff 100 ohms largeur Cu , isolement
		serigraphie				
		verni recto	0,02			
		1 (top)	0,035	feuille en cuivre 0,009 +recharge	250μ	150μ , 150μ
epaisseur totale: 2,411 sans verni: 2,371			0,156	prepreg hitachi:GEA-679FG en 2 x 1080		
		2	0,0175	cuivre 0,0175 (couche externe du stratifié)	plan	plan
			0,152	stratifié hitachi:MCL-E-679FG en 6 mils		
		3	0,0175	cuivre 0,0175 (couche externe du stratifié)	160μ	120μ , 180μ
			0,12	prepreg hitachi:GEA-679FG en 2 x 1080		
		4	0,0175	cuivre 0,0175 (couche externe du stratifié)	160μ	
			0,152	stratifié hitachi:MCL-E-679FG en 6 mils		
		5	0,0175	cuivre 0,0175 (couche externe du stratifié)	plan	plan
			0,11	prepreg hitachi:GEA-679FG en 1 x 2116		
		6	0,0175	cuivre 0,0175 (couche externe du stratifié)	120μ	
			0,152	stratifié hitachi:MCL-E-679FG en 6 mils		
		7	0,0175	cuivre 0,0175 (couche externe du stratifié)	120μ	
			0,11	prepreg hitachi:GEA-679FG en 1 x 2116		
		8	0,0175	cuivre 0,0175 (couche externe du stratifié)	plan	plan
			0,152	stratifié hitachi:MCL-E-679FG en 6 mils		
		9	0,0175	cuivre 0,0175 (couche externe du stratifié)	plan	plan
			0,11	prepreg hitachi:GEA-679FG en 1 x 2116		
		10	0,0175	cuivre 0,0175 (couche externe du stratifié)	120μ	
			0,152	stratifié hitachi:MCL-E-679FG en 6 mils		
		11	0,0175	cuivre 0,0175 (couche externe du stratifié)	120μ	
			0,11	prepreg hitachi:GEA-679FG en 1 x 2116		
		12	0,0175	cuivre 0,0175 (couche externe du stratifié)	plan	plan
			0,152	stratifié hitachi:MCL-E-679FG en 6 mils		
		13	0,0175	cuivre 0,0175 (couche externe du stratifié)	160μ	
			0,12	prepreg hitachi:GEA-679FG en 2 x 1080		
		14	0,0175	cuivre 0,0175 (couche externe du stratifié)	160μ	120μ , 180μ
			0,152	stratifié hitachi:MCL-E-679FG en 6 mils		
		15	0,0175	cuivre 0,0175 (couche externe du stratifié)	plan	plan
			0,156	prepreg hitachi:GEA-679FG en 2 x 1080		
		16 (bottom)	0,035	feuille en cuivre 0,009 +recharge	250μ	150μ , 150μ
		verni verso	0,02	puis serigraphie		


Cyril Drancourt, 22 sept 2005




# Impedance measure control




# Others CEM rules....




GND beld  
on each  
layers




Connectors  
with many GND




# FPGAs Carte Validation (TVB) des calorimètres LHCb





Actual Design


20 mux 2>1



Tree Clock FPGA Ressource

NOT Tree Clock FPGA Ressource

Tree Clock FPGA Ressource









Other Solution:  
Not tested  
(Not implemented)


280 mux 2>1  
+ 560 flipflop added

Tree Clock  
FPGA Ressource


Tree Clock  
FPGA Ressource









Outputs FPGAs:  
40MHz  
128 bits from EPPI  
+ ctrl signals  
128 bits from HCAL




Etat des signaux pour transmettre.....:






Glue FPGAs  
Specs  
interface

Specs  
Link  
With  
CROC



Power Area  
With  
Delatcher

# Radhard tolerant design (1)



- Power off all components on the board in case of latchup
- Auto power on after small delay


# Radhard tolerant design (2)

- All components are tested on beam test.

- About FPGAs, We use ACTEL, family “ProAsicPlus”.


Some Nasa tests in 2004 show the SEU report.


To perform the design, we implement inside redundancy technique with triple voting.





Setup test – CERN Today:






**DANGER**  
Keep your hands/body away  
from the moving units!

Takaya  
Test  
by manufacturer  
(Flying probe)


90 % of  
discrete  
component  
are tested




**DANGER**  
Keep your hands/body away  
from the moving units!

# static test

95%  
connexions  
cover



# dynamic test



TLA: tekro Logic Analyzer

Data 40MHz generator (fpga)

20 Serializers

