



Level 0 trigger decision unit (L0DU) for the LHCb experiment

Hervé Chanal, Rémi Cornat, Emmanuel Delage, Olivier Deschamps,
Julien Laubser, Magali Magne, Pascal Perret


Laboratoire de **Physique Corpusculaire**
de Clermont-Ferrand


Outline

- ✓ **System overview:**
 - the LHCb experiment
 - the Level 0 trigger
 - input/output and timing
 - L0DU set up

- ✓ **The L0DU:**
 - L0DU board design
 - board layout & simulation
 - the test bench

- ✓ **The L0DU processing:**
 - algorithm requirements
 - global architecture
 - conclusion







PART I:

System overview

LHCb experiment

- **Aim:**
Measure the CP violation in B decays
- Proton/proton **collisions occur @ 40 MHz**
- Due to the high quantities of produced data, an **on-line selection system** of interested events is implemented:
 - a specific channel for the **Data Acquisition (DAQ)**
=> *assembles data corresponding to a collision*
 - and a trigger channel
- Trigger channel composed of:
 - an hardware level, Level 0 trigger
 - a software level, High Level Trigger (HLT)



Overview of the L0 trigger


- **Composed of four custom processors:**

- L0 Calorimeter trigger
- L0 Muon trigger
- L0 Pile-Up system

And

The Level 0 Decision Unit (L0DU)

- Reduce the data flow down to 1 MHz for the next trigger level
- System fully synchronous, pipeline architecture
=> each event is processed
=> a decision is produced every 25 ns and the system is able to generate consecutive triggers
- **A physics algorithm is applied to select events** and to deliver the L0DU decision



L0DU Input


- All the L0 trigger processors send their data via **optical links**
=> 24 optical inputs at 1.6 Gb/s
- Use of two fiber ribbons of 12 single fibers
- **Expected input data flow** : 864 bits@40MHz



Twelve links ribbon with female M PO connectors

L0DU Output


- **Decision word:**
=> 16bits@40MHZ
- **DAQ word:**
=> 1024 bits@1MHz for off-line monitoring purpose



Eye diagram for a 1.6 Gb/s optical link

L0DU timing

- L0DU is synchronized by the Timing and Trigger Control (TTC) which delivers:
 - the LHC clock
 - reset and trigger signals
- Events are processed in time order
=> Use of a pipeline architecture
- Input FIFO for time domain interfacing
- Each L0 sub-trigger has a fixed latency
=> Need to align in time the incoming data
=> Specific procedure to determine the latency
=> Monitoring of the time alignment
- Latency budget for the L0DU is 500 ns



Standard LHCb DAQ board (TELL1)

- L0DU is implemented as a **plug-in module** on a standard LHCb DAQ board (TELL1)
- Used for:
 - DAQ output
 - control
 - power supply
 - JTAG

L0DU




TELL1

Control


DAQ output

L0DU data flow


- The main data flow does not use the TELL1 board
- The main data flow is:
 - L0 sub-trigger data sent to L0DU
 - L0DU processing
 - Decision word sent to the TTC system driver (ODIN)
- Second data flow is sent to the DAQ under ODIN request




L0DU set up



J.LAUBSER laubser@clermont.in2P3.fr
L.P.C/IN2P3




PART II: The L0DU board




Optical design

- Composed by:
 - a reception module:
 - => optical signal to copper differential signal
 - a clock distribution network low jitter
- The reception module is based on:
 - optical transceiver HFBR-782BE from Agilent
 - => protected against EMI
 - => use of a pluggable version with BGA support
 - deserializers TLK2501 from Texas Instrument:
 - => 8-bit/10-bit encoding/decoding
 - => jitter required for the clock reference, less than 40 ps
- The L0DU implements:
 - 2 optical transceivers
 - 24 TLK2501



Optical transceiver




HFBR receptacle



Optical input power measurement

Optical design: clock network

- Each deserializer receives a clock reference issued from the clock distribution network composed by:
 - a local quartz at 80 MHz
 - a LVPECL fan-out
 - 12 LVPECL to LVTTTL converters




Clock jitter qualification

- Clock jitter measured at the input clock reference of each TLK2501
- Peak to Peak RMS value measured:
 $18 \text{ ps} < \text{jitter} < 30 \text{ ps}$


Design & Parallel communication bus

- Two architectures have been studied:
 - implementation of the processing in one FPGA
 - implementation of the processing in two FPGA

Sol. n°	Advantages	Inconvenients
1	- Single FPGA with all L0 trigger data	- Board layout very complex - Wire lengths very different between the deserializers and the FPGA
2	- Board layout less complex - More easy to have equal length wire between deserializers and FPGA	- Need to centralize the L0 trigger data




- Choice: Solution n°2
- Need to add a **parallel communication bus** between the two processing FPGA to **centralize the L0 trigger data**
- Characteristics:
 - 160 wires
 - able to run @40 and 80 MHz




Board Layout

- Layout complex due to:
 - high density of signals
 - frequency of the signals:
1.6 GB/s (t_r, t_f : 110 ps), 80 MHz (t_r, t_f : 1 ns),
- Must follow **specific design rules** for high speed signals, clock and power supply:
 - keep trace as short as possible
 - controlled impedance
 - keep the trace identical between the differential signals to prevent signal skew
- All the critical parts of the PCB layout have been simulated:
 - interconnexion between transceivers and deserializers
 - interconnexion between deserializers and FPGA
 - interconnexion bus between the two processing FPGA
- PCB: 16 layers class 6
- Optical design area:
=> 100mm x 200mm (32% of total area)

Length (mm)	Width (mm)	Depth (mm)
366.7	170	2





Transceivers => Deserializers




FPGA => FPGA

Board Layout simulation



Deserializers => FPGA


- Example of simulation done with Spectra Quest:
 - Output buffer TLK => Input FPGA buffer
 - verification of the signal integrity
- Other simulations have been made:
 - crosstalk
 - reflexion
 - qualification of line impedance




L0DU Test bench

See GPL
poster

- The test of the L0DU and the test bench are more complex than the unit itself
- A Specific pattern injection (**GPL**) has been developed to be able to emulate the L0 sub-triggers and to characterize the links used.




- PCB: 16 layers
- VME 9U
- Dual characteristics as L0DU
- Software interface
- Allows to:
 - Characterize the links and the optical design
 - Emulate the L0 sub-triggers outputs



PART III: L0DU Processing

L0DU algorithm requirements


- **L0DU architecture must be flexible** in order to set up the decision algorithm **without FPGA reprogramming**
- Two notions:
 - **Configurable:**
 - => the architecture must allow to select the input of the decision algorithm and the logical operators
 - **Parameterizable:**
 - => the architecture must allow to parameterize the thresholds
- The **principle** is based on **pre-synthesized logic cells** that are selected by switching matrix
- Limitation due to the amount of pre-synthesized logic cells and the size of the FPGA (Stratix EP1S25-F1020)
- Use of a **dedicated software** which represents the L0DU algorithm
 - => Configuration and parameterization via the **control interface**



L0DU algorithm structure

- Algorithm are based on multiple conditional choices based on physics criteria
- Each condition is composed by arithmetic and logical operators like adder, comparator and logical AND
- The global decision is obtained by making the logical OR between all the conditional structures
- Arithmetic operators and other useful logic blocks are seen as configurable pre-synthesized cells

Legend



✓ Algorithm example :

decision := No


If { Et_1 > S_Et_1 & Pt_3 > S_Pt_3 }

then decision := Yes

If { Et_2 > S_Et_2 & No(Pileup_veto) }

then decision := Yes

✓ Electronic interpretation :




L0DU global architecture

■ Partial Data Processing (PDP):

- re-phases the data with the local system clock
- does the time alignment (latency compensation)
- **specific pre-processing** for each L0 sub-trigger data
- prepares the algorithm data
- produce new data, ex: sum of two inputs

■ Trigger Definition Unit:

- processes the information to form a set of trigger conditions which are combined to compute the L0DU decision



Flexible architecture

■ Flexible architecture due to:

- input selection via a switching matrix
- configurable thresholds stored on internal registers
- selectable arithmetic operators ($>$, $<$, \leq , \geq , \neq) via registers
- use of a **Programmable Logic Device (PLD)** structure based on “AND” and “OR” network to set up the trigger channels
=> “easy” to add new trigger channels


■ In addition to the PDP and TDU:

- **monitoring functions for on-line monitoring:**

- => counters associated to sub-trigger channel
- => counters associated to LODU decision
- => error counters

- an **internal test bench** is implemented to check the behaviour of the LODU in the pit

- the memories of the internal test bench can be used to **store the L0 trigger data** (spy mode)



Flexible architecture

Conclusion

- The PCB, the L0DU interfaces and the functionalities have been tested and validated
- Processing of the FPGA have been tested with the GPL board (see GPL poster)
- Board layout complex due to the high frequency and the high density of signals
- Many Spectra Quest simulations must have been done before manufacturing and allow to make a such design without hardware failure
- Status: this prototype will be used during the LHCb detector commissioning phase



J.LAUBSER laubser@clermont.in2P3.fr
L.P.C/IN2P3