

CMOS directions in industry

Ernesto PEREA

ST Microelectronics

Crolles2 Alliance CMOS Directions in Industry

12th Workshop on Electronics for LHC
and future Experiments

25-29 September 2006, Valencia, Spain


Ernesto Perea
ST Microelectronics
Crolles2 Alliance - France
ernesto.perea@st.com



SUMMARY

- Moore's-Law scaling impact on digital and analog circuits
- Regular reconfigurable structures (Networks on Chip, Multi-core Architectures, and Sampled Analog and RF circuits).
- More than Moore and 3D System Integration
- Fundamental physical limiting effects (oxide tunneling, finite sub-threshold slope, etc)
- New CMOS structures (new dielectric materials, band-gap engineering)
- Statistical nature of parameter variabilities
- Device architectures beyond 45nm (new metal-dielectrics gate stacks, stressed-strained channels, etc.
- New tightly-coupled system-architecture-circuit-device design.
- Conclusion: Where is all this going?: The Process, Circuit, Architecture and System Design, and Manufacturing unique synergies and new innovative Cooperation-Competition industrial schemes.

Point Contact Semiconductor Amplifier



By Bardeen and Brattain, Dec. 16, 1947




1956 Nobel Prize for Transistor Invention at AT&T Bell Labs



J. Bardeen W. Shockley W. Brattain



Texas Instrument, 1st IC in 1958




Jack Kilby (Nov. 8, 1923- June 7, 2005) 2000 Nobel
1Tr (Germanium), 1C, 3R, Oscillator, 0.04 inch X 0.06 inch.




Scaling:
Moore's-Law scaling impact on digital
and analog circuits

CMOS Scaling Rules




7

SOC Integration: Scaling and Digital




8

The Digital Power Challenge



9

Drain and Gate increase in leakage currents



10

Soft error rates increases 2X for SRAMs at each new proces node and Single event transient below 45nm could escalate 3 decades.


Reasons: V_{dd} decrease, Q nodes decrease, higher clock speeds.

- Signal Integrity, ElectroMagnetic Coupling and RF (SI/EMC/RF) solutions.
- Single and Multiple Event Upsets protections at architectural, circuit and device levels.
- Single event latch up.
- Hardened libraries (process and design levels).
- Fail safe architectures.
- ...



11

Implementation Space




Source: T.Noll, RWTH Aachen




12

The Algorithmic Driving Force

Shannon asks for more than Moore can deliver...



Reconfigurable Globally Asynchronous-Locally Synchronous Network-on-Chip Transceiver Architecture



Key Processing Elements (PE's) Required

□ Multistandard operation will require:


- FIR Filters
- FFTs, IFFT
- Viterbi and Turbo Decoders
- Rakes
- Synchronizer Blocks
-etc

□ These parametrable blocks can be arranged in a programmable NoC architecture:

- Array of heterogeneous processing elements
- Programmable / parameterizable PEs (reconfigurable logic)
- Routing interconnect
- Soft loadable



Analog and Digital Scaling Challenges



Panic...



...But it's nice to have Good Digital Neighbors...

□ Digital Compensation can be included almost for free:

- Account for Analog Imperfections through Digital Compensation (Linearity, Offsets, etc)
- Digital self-calibration and dynamic element matching can be used at small feature size and low voltage.



Analog Systems Considerations/Trends

- Discrete time techniques will work better in scaled submicron CMOS
 - > Switched-capacitor (SC) techniques, Bucket-Brigade, CCD's, etc.
 - > Switches usually need complementary devices ($V_{DD} > V_{TN} + V_{TP}$)
 - > For analog: lower V_T typically offer:
 - ✓ Faster switches
 - ✓ Better amplifier input range
- Dynamically adjust supply and threshold design parameters to center the design in the presence of process variations!
- Digital Compensation can be included almost for free:
 - > Account for Analog Imperfections through Digital Compensation (Linearity, Offsets, etc)
 - > Digital self-calibration and dynamic element matching can be used at small feature size and low voltage.
- Auto-ranging, Self-Calibration, Self-Test, Active Linearization, Reconfigurability allowing a different performance/cost tradeoffs.
 - > These functions will have an impact on the Silicon cost, largely compensated by the Total Cost Reduction induced.



Continuous Time versus Discrete Time and Scaling

□ Discrete time techniques will work better in scaled submicron CMOS

- Switched-capacitor (SC) techniques, Bucket-Brigade, CCD's, etc.
- Switches usually need complementary devices ($V_{DD} > V_{TN} + V_{TP}$)
- For analog: lower V_T typically offer:
 - Faster switches
 - Better amplifier input range



Reconfigurable Front-End Radios

- The concept of Integrated Reconfigurable Radios (SW Defined Radios = SDR) has been around for many years, but it regains interest for mobile terminals now because advances in silicon technologies make it possible.
- The reason for this regain of interest is also the expectation that a unique radio architecture, reconfigurable by SW to different standards will add flexibility and strongly reduce costs, by simplifying board development, calibration, and BOM, reducing the total cost seen by the phone manufacturer.



A full Mobile System-on-Chip:

- Full HW/SW integration of
 - Communication + Application + Intelligence

□ Intelligence should include:

- For digital functions:
 - Fine-grain integrated power management and control, including all available techniques at all levels (from SW to partitioning, design and process). Also Reconfigurability for standards.
 - Design for Test, Self-Test, Fault observability, detection and correction.
- For Front-End (RF and ABB) functions:
 - Auto-ranging, Self-Calibration, Self-Test, Active Linearization, Reconfigurability allowing a different performance/cost tradeoffs.

□ HW/SW overhead:

- These functions will have an impact on the Silicon cost, largely compensated by the Total Cost Reduction induced.

...But, What about the Reconfigurable Digital Baseband ?



More Than Moore's Law (ITRS2005)





Figure 5 Moore's Law and More



SOC + SiP Integration


□ Module integration offers the possibility to integrate different technologies together

- SOC Transceiver
- GaAs or Si (Power Amplifier)
- Passive components
- RFMEMS components




RFMEMS Integration


- Allows System on Chip (SoC) approach
- Opens the door to Innovative RF Front-End Architectures



BAW Filter Operating principle



RF Front-End FBAR integration




Challenge: Process Integration and new Architectures



The Old Super-Regenerative Receiver

- Invented by Armstrong in 1922
- Possible radio operation above device f_T , allowing:
 - Subthreshold biasing and/or
 - High carrier frequency, increasing integration

- Modern devices/MEMS can solve traditional problems with architecture:




1940s - Super-regenerative
 $f_c = 500\text{MHz}$ (above f_T)
 2 active devices
 high quality passives – hand tuning required




Receiver Implementation

BWRC, ISSCC-2005

0.13 μm CMOS



Next Generation: (1x1.9)mm² Rx/Tx




- Above IC Components (inductors, crystals, capacitors)
- Full Digital control of analog/RF blocks
 - Rx Osc Frequency: 3.15MHz x 500kHz
 - BB Filter BW/Gain
 - Tx Tank Frequency



Dealing with Mixed-Everything through Packaging

Courtesy: Berkeley Picoradio



31


SIP for Optimum Technology Mix

- ❑ Close to the antenna, advanced SiGe:C Bipolars will continue to play an important role for very low NF @ Low-Power, as well as for RF Power Amplification @ High Efficiency, for battery life.
- ❑ Medium Voltage / Power functions such as Energy Management and Audio will continue to be handled by adapted MOS/Bip Technologies for reliability and lowest cost. High density/quality capacitors will be key differentiators.
- ❑ This Technology Mix will be possible by SIP techniques also allowing Hi-Q Passives and MEMS Integration.



32

The Ultimate Nanometer MOS



33

WAYS BACK TO HEALTHY SCALING


TECHNOLOGY BOOSTERS

- ❑ H - K DIELECTRICS (Improves MOS behavior)
- ❑ METAL GATES (Improves Ion/Ioff)
- ❑ STRAINED Si, SiGe and Ge (Improves Mobility)
- ❑ DEVICE STRUCTURE (Reduces Ioff)
- ❑ SOI / SON (Improves speed, Reduces Ioff)
- ❑ MULTIPLE GATES (Improves MOS, Reduces Ioff)
- ❑ BALLISTIC TRANSPORT (Improves Speed)




34

REAL NANO- MOSFETS



35

The Discrete Nature of Matter is Visible



36

A 65nm Ultra Low Power Logic Platform Technology using Uni-axial Strained Silicon Transistors Intel Corporation




Fig. 6. Low damage junction engineering to mitigate junction leakage while maintaining good short channel effect.

Design of High Performance PFETs with Strained Si Channel and Laser Anneal, IBM System & Technology Group, 1Chartered Semiconductor Manufacturing, Ltd., 2Infineon Technologies AG, 3Samsung electronics Co., Ltd, 4Toshiba America Electronic Components, Inc.,






Fig. 2. Cross-section of a typical transistor with e-SiGe and CSL. Fig. 3 Ion vs. Ion at Vd=1V of PFETs with e-SiGe and PFETs with e-SiGe + CSL.

High Performance CMOS Bulk Technology Using Direct Silicon Bond (DSB) Mixed Crystal Orientation Substrates




Thin Body Silicon-on-Insulator N-MOSFET with Si:C S/D Regions for Performance Enhancement




Source/Drain Germanium Condensation for P-Channel Strained Ultra-Thin Body Transistors

National University of Singapore
 This paper reports a novel technique to fabricate uniaxial compressive strained P-channel transistors with Silicon-Germanium (SiGe) source and drain (S/D) stressors.
 The process involves local Ge condensation of a selectively grown SiGe region, thus driving Ge into and enriching the Ge concentration in the source and drain regions adjacent to the transistor channel.



High Performance 5nm radius Twin Silicon Nanowire MOSFET(TSNWFET) : Fabrication on Bulk Si Wafer, Characteristics, and Reliability



Vth-tunable CMOS Platform with High-k gate Dielectrics and Variability Effect for 45nm node


T. Hayashi, M. Mizutani, M. Inoue, J. Yagami, J. Tsuchimoto, M. Amma, S. Konno, K. Tsukamoto, Y. Tsukamoto, K. Ni, Y. Nishida, H. Suyama, T. Yamashita, H. Oda, T. Emsori, and Y. Ohji

Renesas

Renesas Technology Corp. 150-nm Process Engineering Development Dept.

F implant for Vth correction (poly/ HfSiON!)

- STI
- Well and channel implantation
- F implantation
- High-k gate dielectric formation
- Gate poly deposition
- SDE etching
- STI spacer formation
- Antireflection coating
- Antireflection coating
- Gate Si formation
- SiC implantation
- NFA HfSiON sputter
- SiC implantation



615/221 $\mu\text{A}/\mu\text{m}$
@ 20pA/ μm
($V_{dd} = 1.2\text{V}$)

	This work	HfSiON	HfSiON	HfSiON	HfSiON
Layers	36	45	49	49	46
Vth0 (mV)	1.2	1.2	1.2	1.2	1.2
Performance	HfSiON	HfSiON	HfSiON	HfSiON	HfSiON
Ion (pA/ μm)	615/221	610/220	588/195	493/187	490/185
Off (pA/ μm)	20/120	20/120	20/120	20/110	19/100
Sub (pA/ μm)	17/110	18/104	-	18/104	17/-

Table 1. Performance comparison with other papers.



30.1 High Performance Multi-Gate pMOSFETs using Uniaxially-Strained SGOI Channels
MIRAI-ASET+, MIRAI-AIST++, Toshiba Ceramics*

• "Ultimate" PMOS device combining Multi-gate, SiGe channel, uniaxial strain & (110) conduction
• Strong performance improvement demonstrated




Fig. 13 gm enhancement against Si (100) resulting from each performance enhancement booster. Note that all the boosters included in uniaxially-strained SGOI PMOSFETs are additive.

	SGOI	SiGe	(110)	(110)
Lg (nm)	130	120	46	100
W (nm)	-1.2	-1.2	-1.5	-1.5
Vgth (V)	1.9	1.2	1.5	1.5
Vgth/sgsf (V)	0.3	0.4	0.5	0.5
Tox (nm)	2.7	1.7	1.6	1.8
Ion (pA/ μm)	750	550	350	500
IOFF (pA/ μm)	100	100	220	20

Table 1. Comparison of I_{on} in PMOSFETs with previously reported data. Current is normalized by V_{gth} . Taking into account the difference, 10% enhancement of I_{on} against uniaxial SGOI channel.




Fig. 2. Illustration of the concept of our device structure. Uniaxially-strained SGOI multi-gate PMOSFET can be the best solution for pMOS in terms of strain, surface orientation and material.

Fig. 4. Schematics illustrating lateral strain relaxation of a channel-strained substrate. Uniaxially-strained layers are released by using this technique.




Variability matters !

- Identify main sources
- SRAM test structures
- Analog test structures (Diff. Pair matching, Switches, etc ...+ passives...)
- Digital basic cells (RO's, Adders, Latches, etc)
- Environment measurements (Vdd noise, couplings, etc)
- Wiring RC delay characterization
- Using variability information
 - Exhaustive Data Mining approach
 - Variability modeling
 - Yield models
- Impact on Circuit / Device / Process design choices



Categorizing Variations



Systematic and Random Device Variations

Parameter	Random	Systematic
Channel dopant concentration Nch	Affects Δv_{th}	Non-uniformity in the process dopant implantation dosage diffusion
Gate Oxide thickness Tox	Gate- dielectric-channel interface roughness	Non-uniformity in the process oxide growth
Gate length L	Line edge roughness	Lithography Proximity effects Resist development etching, etc



The Importance of Variability

- Absolute amount of variability for a particular design
 - Often captured in design corners
 - Determines power penalty for guaranteeing performance
 - Limits benefits of technology scaling
 - Avoid pessimistic Over-Design
- Nature of variability
 - Within-die (WID), Die-to-die (D2D), Wafer-to-wafer (W2W), Fab-2-Fab
 - Spatial vs. Temporal (incl. intermittent)
 - Systematic vs. random
 - Correlated vs. uncorrelated



Digital Systems Considerations/Trends

- ❑ Process and design interaction: DFM
 - Physical design impacts yield
 - Power management and Analog/RF integration require more extensive modelling
 - Distributed test and debug functions
- ❑ Fine-grain integrated power management and control necessary, including all available techniques at all levels (from SW to partitioning, design and process). not all transistors need min Lg or LVt.
- ❑ Scaling: Intrinsic chip speed grows faster than I/O bandwidth: Data will be trapped on-chip.
- ❑ Layout/Routing techniques will outperform Low-K approaches.
- ❑ Multi-Core Trend: Simpler cores, smaller clock zones, shorter wires, lower latencies: Network-on-Chip, higher IP-reuse, higher parallelism/multi-threading, smaller cores/redundancy: improved yields, self-repair.
- ❑ Needed: more design for testability, better yield models, higher I/O bandwidth, better system-level power reduction.



55

Conclusion

*Where is all this going?:
Process, Circuit, Architecture and System
Design, and Manufacturing unique
synergies and new innovative
Cooperation-Competition industrial
schemes.*



56

...Evolution of Integration...

- SSI
- MSI
- LSI
- VLSI
- SoC (System on a Chip)
- NoC (Network on a Chip)
- LoC (Laboratory on a Chip)
- CiH (Chip in a Human)
- ...HiC ?... maybe not...



57

There is plenty of room at the bottom

(Richard Feynman, 1960)



- ❑ "Can we write the Encyclopedia Britannica on the head of a pin?"
- ❑ "Can we write all books into the volume of a pin?" (3D)
- ❑ "How do we write it?"
- ❑ "How do we read it?"
- ❑ "Can we see atoms?"
- ❑ "Can we move and manipulate individual atoms?"
- ❑ "Can we build machines at the atomic level?"
- ❑ "Can we synthesize substances with physics, not chemistry?"
- ❑ "Can we build an atomic-scale computer?"



58

The Importance of Variability

- ❑ Absolute amount of variability for a particular design
 - Often captured in design corners
 - Determines power penalty for guaranteeing performance
 - Limits benefits of technology scaling
 - Avoid pessimistic Over-Design
- ❑ Nature of variability
 - Within-die (WID), Die-to-die (D2D), Wafer-to-wafer (W2W), Fab-2-Fab
 - Spatial vs. Temporal (incl. intermittent)
 - Systematic vs. random
 - Correlated vs. uncorrelated



25

Digital Systems Considerations/Trends

- ❑ Process and design interaction: DFM
 - Physical design impacts yield
 - Power management and Analog/RF integration require more extensive modeling
 - Distributed test and debug functions
- ❑ Fine-grain integrated power management and control necessary, including all available techniques at all levels (from SW to partitioning, design and process). not all transistors need min Lg or Lvt.
- ❑ Scaling: Intrinsic chip speed grows faster than I/O bandwidth: Data will be trapped on-chip.
- ❑ Layout/Routing techniques will outperform Low-K approaches.
- ❑ Multi-Core Trend: Simpler cores, smaller clock zones, shorter wires, lower latencies: Network-on-Chip, higher IP-reuse, higher parallelism/multi-threading, smaller cores/redundancy: improved yields, self-repair.
- ❑ Needed: more design for testability, better yield models, higher I/O bandwidth, better system-level power reduction.



26

Conclusion

*Where is all this going?:
Process, Circuit, Architecture and System
Design, and Manufacturing unique
synergies and new innovative
Cooperation-Competition industrial
schemes.*



27

...Evolution of Integration...

- SSI
- MSI
- LSI
- VLSI
- SoC (System on a Chip)
- NoC (Network on a Chip)
- LoC (Laboratory on a Chip)
- CiH (Chip in a Human)
- ...HiC ?... maybe not...



28

There is plenty of room at the bottom

(Richard Feynman, 1960)



- ❑ "Can we write the Encyclopedia Britannica on the head of a pin?"
- ❑ "Can we write all books into the volume of a pin?" (3D)
- ❑ "How do we write it?"
- ❑ "How do we read it?"
- ❑ "Can we see atoms?"
- ❑ "Can we move and manipulate individual atoms?"
- ❑ "Can we build machines at the atomic level?"
- ❑ "Can we synthesize substances with physics, not chemistry?"
- ❑ "Can we build an atomic-scale computer?"



29