

# Optical Pattern Generator for Level 0 Trigger Decision Unit of the LHCb experiments - The GPL board -





Hervé Chanal, Rémi Cornat, Emmanuel Delage, Olivier Deschamps,  
Julien Laubser, Jacques Lecoq, Magali Magne, Pascal Perret



contact : Magne@clermont.in2p3.fr

P  
R  
E  
S  
E  
N  
T  
A  
T  
I  
O  
N



### LHCb L0 Trigger

- First data processing level (hardware)
- Reduces the data flow to 1MHz
- Fully synchronous pipeline architecture

### Level 0 Decision Unit (LODU)

- Receives an event summary for every collision: 764 bits@40 MHz (30 Gb/s)
- Time alignment of the incoming data
- Computes a decision every 25 ns

A specific test bench is needed: **The GPL board**

B  
O  
A  
R  
D  
P  
R  
O  
P  
E  
R  
T  
I  
E  
S

### GPL Test bench for LODU


- Generates LODU pattern up to 18 LHC cycles
- Simulates L0 sub-trigger outputs : CALO, MUON and PileUp systems
- Simulates specific event : experimental problems, erroneous data, transmission errors...
- Compares result of LODU algorithms and data outputs of LODU

### Characterize the links:

Allows to characterize optical links

- with LODU
- in stand alone

Allows to test the copper link  
32 bits LVDS 40MHz



### Board Properties

- PCB : 16 layers
- High frequency signals / High wire density
- Board Size : VME 9U

### Outputs

24 independent optical outputs at 1.6 Gb/s


### Inputs

- 1 optical input
- 1 copper input: 32 bits LVDS @ 40MHz from LODU

TTC mezzanine

2 Clock networks: one for delay phases alignment

B  
O  
A  
R  
D  
D  
E  
S  
I  
G  
N




### Board control

- interface from LODU
- USB from a PC (debug mode)
- JTAG for FPGA programming

### Data flow

- 2 processing FPGA
- 128k pattern storage in 12 external RAM, 18 LHC cycles
- 24 serializers TLK2501  
24 \* 18bits @80MHz copper → 24 x 1,6 Gb/s copper
- 2 optical transceivers HFBR772  
24x1.6Gb/s copper → 24 x1.6Gb/s optical



High wires density and high frequency signal

T  
E  
S  
T  
M  
O  
D  
E  
S

### On each 16 bits input


- (Optical input and LODU decision)
- Stores the incoming data in a RAM (32k)
- Compares the incoming counter with a local one 16-bit error counter / 48-bit word counter

### Start signal for sending data or data acquisition

- Software / Push button
- Bunch Count Reset (Synchronisation with LODU)

### Software

- Easy to use PVSS interface
- Fully integrated with the LODU software
- Configures the board
- Loads the RAM
- Reads the test results



### GPL output pattern type:

- An identification word
- A counter
- The RAM content (128k / output)
- Adds special characters between each cycle to synchronize the links (TLK specification)
- Adds latency between each outputs
- Changes the clock phases between the 2 channels

