A Read-Out Driver for Silicon Detectors in ATLAS


Trevor Vickey

University of Wisconsin, Madison ATLAS Collaboration

September 26, 2006




12th Workshop on Electronics for the LHC and Future Experiments



The ATLAS Inner Detector

Critical for charged-particle tracking, B hadron and τ tagging

Consists of three detector sub-systems (and more than 86 million channels)



Pixel Tracker Module

Each Pixel Module has

- ▶ 16 Front-End ICs
 - 2880 channels / IC
 - 18 columns x 160 rows
 - Bump bonds to sensor
- One Module Controller Chip
 - Collects data from the 16 FE chips
 - Translates commands into chip signals

CU

2.2

Total Number of Modules

- ▶ 1456 (Barrels)
- 144 x 2 (End-caps)


Read-out Rate:

- B-Layer 160 Mbit/s
- Layer-1 and Endcaps 80 Mbit/s
- Layer-2 40 Mbit/s

There are over 80 million channels in the ATLAS Pixel Tracker



Flexible PCB Front-End ICs Sensor (between PCB and IC) (x16) Module Controller Chip (MCC)



Semiconductor Tracker Module

Each side of an SCT Module has

- Two silicon sensors
 - Manufactured by Hamamatsu
 - 768 instrumented strips at an 80 µm pitch
- An array of six binary readout chips
 - ABCD3TA ASICs
 - Discriminator
 - Pipeline
 - **Data Compression Logic** ٠
 - Read-out Buffer


Total number of modules:

- 2112 (Barrels)
- 988 x 2 (End-caps)

Read-out Rate:

Barrels and End-caps 40 Mbit/s


There are over 6.2 million channels in the **ATLAS Semiconductor Tracker**



Data Acquisition Hardware


The ROD (Read Out Driver) is central to the DAQ chain


Hardware common between Pixel and SCT Trackers (firmware differences exist)



The Silicon Read-Out Driver (ROD)


Primary purpose: Module configuration, Trigger propagation, Data formatting





ROD Controller (FPGA) and Master DSP

The Master DSP (MDSP) has ROD and BOC registers connected to one of its EMIFs (External Memory InterFace)



Link Data Format

The Pixel MCC and the SCT ABCD3TA each return a bit stream

- The BOC splits these into individual 40 MHz streams
- The ROD Input Links receive the data streams from the BOC
 - 40 MHz output: The Pixel Barrel Layer-2 and the SCT
 - 80 MHz output: The Pixel Barrel Layer-1 and the Pixel Endcaps
 - 160 MHz output: The Pixel Barrel B-Layer

Event Header: 11101



Thanks to Andreas Korn (LBNL) for the Input Memory FIFO captures

80 MHz Mode


40 MHz Mode

160 MHz Mode


Time

ROD Formatter (FPGA)

8 Formatters on the ROD; capable of header error detection



ROD Event Fragment Builder (FPGA)



Error Counting and Handling

One of the primary purposes of the Formatters and the EFB:

- To identify and count errors found inside of the event data
- > The types of errors are stored inside of the event header and trailer words:

Example for the SCT event format is shown


Name	Bits [15:0] or [31:16]
Event Header	001PTLBKxMMMMMMM
Event Trailer	010ZHVxxxxxxxxx
Single Hit	1FFFFCCCCCCCxfx0
Double Hit	1FFFFCCCCCCCsfx1

B = BC ID Error C = Cluster base address F = Front-End number f = Error in the first hit H = Header/Trailer Limit Error K = Condensed mode L = L1 ID Error M = Link Number P = Preamble Error

- s = Error in the second hit
- T = Time-out Error
- V = Data Overflow Error
- x = (filled with 0 by the ROD)
- Z = Trailer Bit Error

ROD Router (FPGA) & Slave DSPs





ROD Communication: Registers

These communication registers are blocks of 32-bit words at the start of the DSP's internal memory

The Master DSP regularly checks Communication Registers


- ▶ This is done while inside of the main loop (infinite) of the DSP code
- MDSP polls these registers watching for requests from the Host (user)


Quite a few different types of Communication Registers

- General Status (number of current tasks running, is event trapping engaged, etc.)
- Dedicated Histogramming Registers (scan statistics, coordinate actions)
- Event Trapping Command & Status Registers (set trapping parameters, event statistics)
- General Purpose Command Register (receive host requests)
- Memory-map Register (set at initialization; points to the memory map in external memory)
- Task Status Register (indicates current state of tasks running on the ROD)
- Registers specific to Inter-DSP communication
- Counter Register (ticks over with every iteration of the main loop)
- Reserved Misc. registers for debugging purposes

ROD Communication: Lists and Primitives

ROD FPGA registers are mapped in the Master DSP memory space






Text Buffer State Machine Text Buffer reply: MDSP-to-Host and SDSP-to-MDSP

Error, Info, Diagnostic and Transfer (MDSP is a way-station for SDSP text buffers)

Text Buffer Transmission



ROD Communication: Tasks


Primitives are typically executed once, Tasks execute ROD functions over an extended period of time

- These operate independent of the Primitive Lists
 - The ROD can still process Primitive Lists while various Tasks are running
- Tasks start and stop by the Host (or MDSP) sending Primitives
 - Run until they complete (or are halted manually)
- Examples of tasks:
 - Event Trapping Task (e.g., in preparation for calibration histogramming)
 - Histogramming Task (issuance of triggers, processing and binning events)

Pixel Calibration Scans

A couple of common Pixel Scans:

- Threshold (on chip charge-injection for each individual pixel; scan the number of hits for each injected charge to obtain the discriminator threshold)
- **Noise** (a threshold scan without charge injection to measure noise)




SCT Calibration Scans

Some of the commonly run SCT Calibration Scans:

- **Rx Threshold Test** (optimize the Rx threshold value in the BOC data-receiver chip)
- NMask Test (demonstrate that the chip mask register functions properly)
- Pipeline Test (scan the chip pipeline for defects; stuck on or off)
- Full Bypass Test (does the chip bypass feature function properly)
- Noise Occupancy Test (a threshold scan without charge injection to measure noise)
- Synchronous Trigger Noise Test (triggers distributed synchronously across the system)

N-Mask Scan result shown for a single SCT Module



ROD use during detector production / assembly

Calibration scans have been routinely used during module production


- Verify module functionality before and after mounting or transport
- Classification of modules
 - Rank by the number of defects; only mount and install the very best

This phase also gave feedback to ROD developers (and still continues to!)

- A few DSP software and FPGA Firmware problems have been uncovered this way
 - Some unique bugs appeared when stressing the ROD with a full complement of modules



Cosmics Data-Taking



Conclusions

The Silicon Read-Out Driver (ROD)

- 9U VME board hybrid of DSPs and FPGAs
 - Primary functions: module configuration, trigger propagation and data formatting
 - Secondary functions: module calibration and monitoring
- ~260 production boards have been assembled (~160 for Pixels and ~100 for the SCT)
 - Many of these are now installed in their final crates inside of the ATLAS counting room

The ROD has already been used extensively

- During module production and detector assembly at various sites around the world
- Test-beam runs at CERN (most recently Summer 2004)
- Cosmics data taking during the combined TRT/SCT run in May 2006
 - Soon with the Pixel Endcap!

Looking forward to larger-scale multi-crate tests


The SCT Barrels have been lowered into the ATLAS Collision Hall (testing in Winter 2006)

Focus of future work

- Speeding up the DSP code (shorten the time taken for configuration and calibration scans)
- Implementation of data-quality/detector monitoring during physics data-taking
- Automated response for module recovery/reconfiguration (in conjunction with DAQ/DCS)

Additional Slides

SCT and TRT Detectors in the Collision Hall Barrels inserted into the cryostat in late August 2006



SCT RODs in USA-15


Production RODs in their final location for ATLAS running



The SCT Endcap

Module and Disk





The Pixel Endcap

Sector and Disks

