

11th International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD11) in conjunction with 2nd Workshop on SOI Pixel Detectors (SOIPIX2017) at OIST, Okinawa, Japan

Contribution ID: 92

Type: POSTER

Two low-power optical data transmission ASICs for the ATLAS liquid argon calorimeter readout upgrade

Sunday, 10 December 2017 20:31 (1 minute)

A serializer ASIC and a VCSEL driver ASIC are needed for the front-end optical data transmission in the ATLAS liquid argon calorimeter readout phase-I upgrade. The baseline ASICs are the serializer LOCx2 and the VCSEL driver LOClD. They are designed in a 0.25- μm Silicon-on-Sapphire (SoS) CMOS technology and consume 950 mW and 217 mW, respectively. Based on a 130-nm CMOS technology, we decide to exercise our expertise to design two pin-to-pin backup ASICs, LOCx2-130 and LOClD-130. Their power consumptions are about half of those of their counterparts. We present the design and test result of LOCx2-130 and the design of LOClD-130.

LOCx2-130 is a low-power, low-latency, dual-channel serializer ASIC and each channel operates at 4.8 Gbps. The two data channels share a PLL. Each channel has a custom data encoder and a serializer. The encoder is digitally synthesized with the transmission latency optimization and protected with triple modular redundancy technique. The PLL and the serializer are adapted from a design that originates from the CERN's GBTX ASIC. The LOCx2-130 prototype has been fabricated, packaged, and evaluated. The power consumption of LOCx2-130 is 440 mW at the design speed of 4.8 Gbps. The output of the serializer passes the eye mask test with a bit error rate of below 10^{-12} . The latency of the chip is less than 34 ns. LOCx2-130 will be fabricated in an engineering run this fall.

LOClD-130 is a dual-channel VCSEL driver ASIC and each channel operates at 5 Gbps. Each channel in the ASIC is individually powered, making the ASIC suitable for applications in dual-channel transmitters or in transceivers. The analog core of LOClD-130 has two parts: a limiting amplifier (LA) and a high-current differential driver. The gain of the LA is 14 dB. A shared inductive peaking is used in the 2-stage amplifier to boost the bandwidth to 3.5 GHz. The power consumption of LOClD-130 is 112 mW when the modulation current is 6 mA and the bias current is 2 mA. The design has been verified in simulation and is ready for submission.

Primary author: Mr XIAO, Le (Department of Physics, Central China Normal University)

Co-authors: Mr ZHOU, Wei (Department of Physics, Central China Normal University); SUN, Quan (Department of Physics, Southern Methodist University); DENG, Binwei (Hubei Polytechnic University); Mr GONG, Datao (Department of Physics, Southern Methodist University); Mr GUO, Di (Department of Physics, Southern Methodist University); Ms HE, Huiqin (Industrial Training Center, Shenzhen Polytechnic); Mr HOU, Suen; Mr LIU, Chonghan (Department of Physics, Southern Methodist University); Mr LIU, Tiankuan (Department of Physics, Southern Methodist University); Mr WANG, Jian (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China); Ms XIANG, Annie C (Department of Physics, Southern Methodist University); Mr YANG, Dongxu (State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China); Mr YE, Jingbo (Department of Physics, Southern Methodist University); Mr ZHAO, Xian-dong (Department of Physics, Southern Methodist University)

Presenter: Mr XIAO, Le (Department of Physics, Central China Normal University)

Session Classification: POSTER

Track Classification: ASICs