

Performance of CMOS pixel sensor prototypes in AMS H35 and aH18 technology for the ATLAS ITk upgrade

Francesco Armando Di Bello¹, Mathieu Benoit¹, D M S Sultan¹, Didier Ferrere¹, Sergio Gonzalez Sevilla¹, Giuseppe Iacobucci¹, Moritz Kiehn¹, Mateus Vicente Barreto Pinto¹, Winnie Wong¹, Ettore Zaffaroni¹, Claudia Merlassino², Antonio Miucci², Thomas Weston², Dylan Frizzell³, Hucheng Chen⁴, Kai Chen⁴, Francesco Lanni⁴, Hongbin Liu⁴, Weihao Wu⁴, Jessica Metcalfe⁵, Matt Zhang⁶, Ivan Peric⁷, Raimon Casanova Mohr⁸, Eva Vilella Figueras⁹

¹ Université de Genève, ² Universität Bern, ³ University of Oklahoma, ⁴ Brookhaven National Laboratory, ⁵ Argonne National Laboratory, ⁶ University of Illinois at Urbana-Champaign, ⁷ Karlsruhe Institute of Technology, ⁸ Universitat Autònoma de Barcelona, ⁹ University of Liverpool

Abstract

Pixel sensors based on commercial high-voltage CMOS processes are an exciting technology that is considered as an option for the ATLAS inner tracker upgrade. Here, particles are detected using deep n-wells as sensor diodes with the depleted region extending into the silicon bulk. Both analog and digital readout electronics can be added to achieve different levels of integration up to a fully monolithic sensor. Small scale prototypes using the AMS technology have previously demonstrated that it can in-principle achieve the required radiation tolerance above 10^{15} neq/cm² and detection efficiencies above 99%. Recently, large area prototypes, comparable in size to a full sensor, have been produced that include most features required towards a final design: the H35demo prototype produced in AMS H35 technology that supports both external and integrated readout and the monolithic ATLASpix1 pre-production design produced in AMS aH18 technology. Both chips are based on large fill-factor pixel designs, but differ in readout structure.

H35demo prototype

H35demo is large-scale CMOS prototype produced in H35 350 nm ams technology. It contains four independent matrices: two matrices with integrated monolithic readout (nMOS, cMOS) and two matrices that contain only the analog circuitry (Analog1, Analog2) and must be readout with a separate readout chip.

nMOS and cMOS standalone matrices



- 16 × 300 pixels
- 250 $\mu\text{m} \times 50 \mu\text{m}$ pitch

Analog1 and Analog2 matrices


- 23 × 300 pixels
- 250 $\mu\text{m} \times 50 \mu\text{m}$ pitch
- Column-drain architecture

In the studies presented here the ATLAS FE-I4B is glued onto the H35demo to form a capacitively-coupled hybrid pixel detector (CCPD).

Pixel layout



Readout chain



ATLASpix1 prototype

ATLASpix1 is a monolithic large-scale prototype produced in aH18 180 nm ams technology. It contains three independent matrices that differ in their pixel geometry and readout architecture.

Matrix M2

- 56 × 320 pixels
- 60 $\mu\text{m} \times 50 \mu\text{m}$ pitch
- Parallel-pixel-to-buffer architecture with triggered readout



Matrix Simple

- 25 × 400 pixels
- 130 $\mu\text{m} \times 40 \mu\text{m}$ pitch
- Column-drain architecture


Matrix IsoSimple

- 25 × 400 pixels
- 130 $\mu\text{m} \times 40 \mu\text{m}$ pitch
- Column-drain architecture
- * Additional fourth well to isolate PMOS transistors

Pixel layout




Readout chain



Telescope setup at CERN SPS and Fermilab


- 6 ATLAS IBL planar modules with FE-I4 readout chip as reference planes
- HSIO2-based data acquisition system with full integration of FE-I4-based devices
- Trigger-busy scheme for standalone devices-under-test

Geneva telescope and H35demo at Fermilab



- 120 GeV/c hadron beam
- Point resolution on the device-under-test ~10-15 μm

Geneva telescope and ATLASpix1 at CERN SPS




- 180 GeV/c hadron beam
- Point resolution on the device-under-test ~10-12 μm

Testbeam results H35demo


Example track/cluster distributions

Analog1 matrix, 1 kΩcm resistivity




Efficiency

Analog1 matrix, 1 kΩcm resistivity




Threshold scan

Analog1 matrix, 1 kΩcm resistivity




High-voltage scan

Analog1 matrix, 1 kΩcm resistivity




Testbeam results ATLASpix1 Simple matrix



Example track/cluster distributions




Efficiency in region-of-interest




Hit residuals



Threshold scan



High-voltage scan



All measurements were performed using one of the first available prototypes using the following setup:

- 80 Ωcm substrate resistivity
- Simple matrix
- KIT data acquisition system

The efficiencies shown are the global efficiencies in the region-of-interest. The uncertainties represent the inter-pixel variations and are calculated as the central 90 % interval of the per-pixel efficiency distribution. The mean and the lower limit are dominated by the few low efficiency outlier pixels that can be seen in the efficiency map. They are most likely the result of the preliminary tuning procedure and are expected to improve in the future.