



The CBC3 readout ASIC for CMS 2S-modules



K. UCHIDA, G. AUZINGER, J. BORG, G. HALL, M. PESARESI, M. RAYMOND (IMPERIAL COLLEGE LONDON)

S. BELL, M. CHARRIER, L. JONES, P. MURRAY, M. PRYDDERCH, D. BRAGA (STFC RAL)

J. GOLDSTEIN, S. SEIF EL NASR (UNIVERSITY OF BRISTOL)



CBC development in phase-2 upgrade
 Outer tracker phase-2 upgrade
 2S module
 CBC (CMS Binary Chip)


CBC3 architecture

CBC3 tests

Plan

Contents

CBC (CBC Binary Chip)
 development is a part of silicon
 outer tracker phase-2 upgrade in
 the CMS experiment




CBC development in phase-2 upgrade


Outer tracker phase-2 upgrade

Concept


- ✓ Better radiation tolerance for 10 years of 7x luminosity
- ✓ Larger coverage
- ✓ Reduced material
- ✓ Higher granularity
- ✓ Track trigger – finding tracks with high $p_T > 2\text{GeV}$ η in $< |2.4|$




Strips are parallel to the magnetic field
 Top and bottom neighbor strips are read in a single ASIC.
 High p_T track candidates are identified and read out every BX.



Inner : pixel modules in green,
 Outer : strip modules
 in blue (double sided with 100 mrad stereo angle)
 in red (single sided)



Inner : pixel silicon detector in green and yellow
 Outer : Stacked sensor modules for L1 trigger
 pixel-strip (PS) modules in blue
strip-strip (2S) modules in red



2S module

Each 2S module consists of



- 2-strip double layers
- Sensor area 2 x 90cm²
- 16 CBCs, each reading 254 strips (127 from top & 127 bottom sensors)
- 4064 channels in total
- Output primitive trigger data & L1 triggered data

Spacing of the stacked sensors optimized


- $\Delta r = 1.8$ mm in the barrel,
- $\Delta z = 4.0$ mm in the endcap

In total

- 7680 2S modules with ~ 31M channels



CBC (CMS Binary Chip)




- **Binary readout** for the power consumption
- **unsparsified** for the simplicity

CBC3 architecture

CBC3 Architecture


Interface

- DAQ I/O at 320 Mbps
inputs: ref. clock & command
outputs : 1 triggered & 5 trigger
- AC (DC < 1uA) coupling analogue frontend
- Inter chip connections for hits at the border for trigger logic
- I2C for configuration registers



Analogue frontend

Increase in bias FET allows 3x current range
to deal with larger detector capacitance




pre & postamp polarity switch options removed
dedicated for electron mode (n-on-p)

*No change in the basic architecture from CBC2.
Small adjustments and improvements only.*

Hit detect

three modes & HIP(highly ionizing particle) suppression logic are implemented




HIP suppression

In simulation, a pulse with 4 pC charge on a channel has a large impact on 4 neighbours.

2 of those channels have hit for > 1 us.

→ Those signals need to be suppressed for trigger logic.

Signal heights from threshold scan after hit detect vs. hit detect timing wrt. test pulse trigger




programmable configurations are optimized for the position from MC

Trigger data path

Logic output was tested in the lab.

- Minor mistakes are found and corrected in the final version.
- No fatal logic bug is found.




Triggered data frame

Frame length 950 ns


Header contains

- Buffer overflow
- latency error detecting inconsistency between the latency setting at I2C register and read/write counter difference.
- pipeline address from which the data originate
- L1 counter value (reset every orbit)

Triggered data packet format




Triggered data captured on oscilloscope



Trigger data

- 3 stub information (36 bits)
8 bit address & 4 bit bend for each
- A sync bit for deserialization
- flag bit for CBC errors
- OR254 : hit OR if enabled
- SoF : stub overflow
to indicate more than 3 stubs are
found



Stub 1 address →


Stub 2 address →

Stub 3 address →

Stub 1 & 2 bend info →


Sync pulse every 25 nsec
+ stub 3 bend info →

Stub (trigger) data captured by DAQ



CBC3 tests


CBC3 testing progress



Bumped CBC3

- 2016
- Jul. CBC3 submission
 - Oct. 1st wafers with wirebond finish arrived
 - Nov. 1 wafer diced
- 2017
- frontend test, wafer probing
 - Ionization test
 - SEU test
- Oct. bumped CBC3s arrived
- bump bonded PCB frontend modules and one was tested in a testbeam at CERN.
- Nov. flexible hybrids for 2CBC3 and modules are produced and tested in a testbeam at FNAL
- Another SEU test on a PCB frontend at CERN with Xe beam.


Wire bonded single chip




Wafer probing setup




Bump bonded single CBC on a PCB with a single layer sensor




Bump bonded 2 CBCs on a flexible hybrid with double layer sensor




Analogue frontend VCTH & offset tuning



VCTH is generated by 10-bit resistor ladder DAC
(8-bit DAC in CBC2)




- Sweep global comparator threshold to generate s-curves
- Tune offsets to compensate for channel-to-channel differences
- After tuning, the pedestal distribution has σ of ~50 electrons




Analogue frontend tests with external charge and capacitance


- ~15 ns of peaking time and < 50 ns to go back to the pedestal
- stable pulse shape up to 12 pF,
- noise < 1000 e up to 10 pF.
- ~350 uW / channel




signal shapes to external charge injection



external capacitance & internal test pulse




noise measurement with external capacitance




HIP test

HIP suppression
OFF





HIP suppression
ON

hip count:
the allowed max.
consecutive hits



4 fC test pulse was added after the external 4pC
The test pulse timing was scanned.





HIP tails are suppressed and everywhere else is sensitive to normal signals with hip suppression logic.

Radiation tests

Ionization Radiation test with X-ray at CERN

- No change in performance (noise, pedestals,...)
- ~1.3% max. increase in module power consumption @ HL-LHC dose-rate (9 Gy/hr) & temp (-15°)



Comprehensive scans over dose rate & temperature are performed and a model (built up positive charge at Si-SiO₂ interface effect) is fit to the data to estimate the power consumption increase @ HL-LHC.

SEU test with proton @ 62 MeV at Louvain

- Pipeline logic, read/write counter (Whitaker cell)
 - upper limit $5.9 \times 10^{-6} \text{ sec}^{-1}$ per chip @ HL-LHC
 - This logic can be reset with fast command which takes just 1 BX regularly.
- I2C registers (Whitaker cell)
 - 1 order reduction from CBC2 (triplicated cell)
 - ~ a few of % of CBC with a register bit-flip on global configuration of the chip in a day in a worst condition.
 - Continuous reading and fix on the error detection would be sufficient.
 - SEU sensitive nodes are identified in inverters used for reset/write.
 - Plan to improve the nodes with minor change

Beam tests

CERN beamtest at UA9 experiment in Oct. 2017

- A module with a single HPK n-on-p sensor, 2.0 cm length, 200 um thick, 90 um pitch, on PCB hybrid
 - Pion at 180 GeV and Xe at 150 AGeV
- Good performance
- ✓ Stable pedestal with noise ~ 800 e over the week,
 - ✓ excellent efficiency with > 99.5 %
 - ✓ expected resolution. ~ 25 um

FNAL beamtest in Nov. – Dec. 2017


- Flexible hybrid module with **stacked** Infinition n-on-p sensor, 5.0cm length, 300 um thick, 90 um pitch
- Excellent lab performance, with noise ~ 900 e, works well with high occupancy.

CERN beamtest at UA9 experiment in Dec. 2017


- SEU test with Xe at 50 AGeV
- We might have more statistics to confirm the sensitive nodes.
- ✓ more than 100 bit flips in I2C registers are observed. (45 at the test in the pion beam)
→ Each bit flip is going to be examined if those are the expected flips or not.

Some highlights from the UA9 beamtest

Tracks (beam shape)




HIP observation




Hit efficiency

Event cut : good TDC value
CBC hits : hit clusters within
200 um from the track



Signal timing and efficiency

The efficiency drop from the plateau for late signals with respect to CBC trigger timing for 25 ns



Late signal (wrong timing. beam particle is asynchronous)
efficiency drop starts from the middle of the strips due to the
small signals from charge sharing

DLL is used for LHC experiment to adjust to the particles
from the collision chip by chip.


The tails are detected by sending
consecutive triggers

HIP like events with long tails were also
observed in the pion data ~ 1 in 10^4

Plan


CBC 3.1 – bug fix and minor update

- Add invalid Stub rejection function
(The low pT stubs get invalid a bend code and sent out from CBC3)
- Verilog bug in stub address is corrected.
(5 addresses are incorrectly assigned.)
- The order of one set of Nearest Neighbour I/O connection was found to be incorrect and this is corrected.
- Add Nearest Neighbour I/O test feature for wafer testing completeness
- Improve Triggered Data Serialiser robustness to Clock 40 DLL phase shifts
- Improve configuration register SEU robustness



backups

Overview of the current outer tracker in the CMS detector



Current tracker in CMS consists of silicon detectors.

Inner tracker $r < 20$ cm are made of pixel sensors


Outer tracker $20 \text{ cm} < r < 110$ cm are made of microstrip sensors

Outer tracker

$\sim 15,000$ modules with 22 different types,




$\sim 75,000$ frontend chips (APV25)

Analogue readout for up to ~ 18 cm ($\sim 25\text{pF}$), AC coupled strip sensors



p_T module

Modules in outer tracker – finding tracks with high $p_T > 2\text{GeV}$ η in $< |2.4|$




Stacked sensors

Lower and upper channels are connected to a single ASIC and trigger signals (stubs) are generated by the correlation logic in the ASIC

The strips have to be parallel in the z-axis
no stereo module but strip-macro pixel module is introduced.

2S module	PS module
$\sim 2 \times 90 \text{ cm}^2$ active area	$\sim 2 \times 45 \text{ cm}^2$ active area
2×1016 strips: $\sim 5 \text{ cm} \times 90 \mu\text{m}$	2×960 strips: $\sim 2.4 \text{ cm} \times 100 \mu\text{m}$
2×1016 strips: $\sim 5 \text{ cm} \times 90 \mu\text{m}$	32×960 macro-pixels: $\sim 1.5 \text{ mm} \times 100 \mu\text{m}$
Front-end power $\sim 5 \text{ W}$	Front-end power $\sim 8 \text{ W}$
Sensor power (-20°C) $\sim 1.0 \text{ W}$	Sensor power (-20°C) $\sim 1.4 \text{ W}$



L1 trigger

- Current
 - Event rate reduction : 40MHz to 100kHz
 - Input : calorimeter and muon trigger every 25 ns
 - Latency : 3.2 us (128 bunch crossing)
- Phase-2
 - Event rate reduction : 40MHz to **750kHz**
 - Input : calorimeter, muon **& track** trigger every 25 ns
 - Latency : **12.5 us (500 bunch crossing)**

Features

- IBM 130 nm CMOS
- 50 μm pitch wire bonded
- full size chip with binary unsparified readout
- I2C interface
- powering test features
 - DC-DC converter ($2.5\text{ V} \rightarrow 1.2\text{ V}$)
 - LDO for analogue power
 - bandgap for biases
- For different sensor configurations
 - for short strips, $\sim 2.5 - 5\text{ cm} < \sim 10\text{ pF}$
 - Designed for DC coupling
 - 128 channels for both sensor polarities, n-in-p & p-in-n
- 20 ns peaking time
- Global comparator threshold with individual channel offsets
- Hit detection logic
 - 40MHz sampling
 - asynchronous hit detect with single clock pulse out
- 256 deep (6.4 μs) pipeline + 32 deep buffer for triggered events
- SLVS I/O for control input and serial data output at 40MHz
- Analog test input



CBC1 (2011)

Tested performance


- works for both sensor polarities, can be DC coupled (1 μA leakage)
- front end performance close to expectation (noise, gain, ...)
- 800 electrons noise @ $< 300\text{ uW/channel}$ for 5 pF sensor capacitance
- The performance was also tested in test beam

TWEPP 2011 <https://indico.cern.ch/event/120853/contributions/1333922/>

WIT 2012 <https://indico.cern.ch/event/154525/contributions/1395357/>



CBC1 frontend



preamp

resistive feedback absorbs I_{leak}
 T network for holes
 Rf.Cf implements short
 20ns diff. time constant
 (good for no pile-up)

postamp

provides gain and int. time constant
 $\sim 50 \text{ mV} / \text{fC}$
 AC coupling removes I_{leak} DC shift
 individually programmable O/P DC level
 implements channel threshold tuning
 8-bits, $0.8 \text{ mV} / \text{bit}$, 200 mV range

comparator

global threshold
 (indiv. tuning at postamp O/P)
 programmable hysteresis)

Features (Highlighted in blue are new)

- IBM 130 nm CMOS
- 250um C4 bump-bonding with wire-bond pad for wafer probing
- full size chip with binary unsparisified readout
- I2C interface
- powering
 - DC-DC converter (2.5 V \rightarrow 1.2 V)
 - LDO for analogue power
 - bandgap for biases
- For different sensor configurations
 - for short strips, $\sim 2.5 - 5 \text{ cm} < \sim 10 \text{ pF}$
 - Designed for DC coupling
 - **254 channels from 2 sensor layers** for both sensor polarities, n-in-p & p-in-n
- 20 ns peaking time
- **Front-end circuit improvements**
- Global comparator threshold with individual channel offsets
- Hit detection logic
 - 40MHz sampling
 - asynchronous hit detect with single clock pulse out
- 256 deep (6.4 us) pipeline + 32 deep buffer for triggered events
- SLVS I/O for control input and serial data output at 40MHz

CBC2 (2013)

- Chip testing features
 - Analogue MUX for bias monitoring
 - Internal test pulse, programmable amplitude and delay in 8 groups of ~ 32 channels each at once
- Digital logics for trigger
 - Channel mask, cluster width discrimination, window cluster offset correction and correlation, stub shift register, trigger output

Tested performance

- power $< 500 \text{ uW/channel}$ for 5 pF strips
- No performance degradation and reasonable power increase in ionization radiation test.
- Good SEU tolerance of pipeline logic but I2C registers found to be sensitive to SEU and design revised.
- Other tests results are found in


HSTD9 2013 <https://indico.cern.ch/event/228876/contributions/1539120/>

TWEPP 2013 <https://indico.cern.ch/event/228972/contributions/1539574/>


TWEPP 2013 <https://indico.cern.ch/event/228972/contributions/1539574/>

WIT 2014 <http://indico.cern.ch/event/293354/contributions/672348/>

FEE 2014 <https://indico.cern.ch/event/276611/contributions/622901/>



CBC2 architecture




CBC3 – final specification

Inherited features from the previous prototypes

- 130 nm CMOS
- bump pad pitch : 250 μ m
- wire-bond pad for wafer probe
- binary, unsparified readout
- I2C interface
- powering
- analogue frontend for DC coupling with 254 channels from 2 sensor layers
- 32 deep buffers for triggered events
- trigger logic
- chip testing features, internal test pulse with DLL and pulse size adjustment, analogue MUX for bias monitoring

summary of new features

- Further improvement on the frontend for only n-on-p
- SEU tolerant design revised
- Hit detection logic extended
- Extended pipeline 512 (12.8 μ s) for longer L1 latency
- Full trigger data readout
- 320MHz serial I/O
- e-Fuse to set chip-id and bandgap




TWEPP 2017 <https://indico.cern.ch/event/608587/contributions/2614077/>

Input signals

320MHz external clock

Fast command serial input

- Fast reset
- L1 trigger
- Test pulse trigger
- Orbit reset
resets the trigger counter in CBC





7 fast command combination for each bunch crossing (40MHz)

Fast Command	B7	B6	B5	B4	B3	B2	B1	B0
Fast Reset	1	1	0	1	0	0	0	1
Trigger	1	1	0	0	1	0	0	1
Test Pulse Trigger	1	1	0	0	0	1	0	1
Orbit Reset	1	1	0	0	0	0	1	1
Orbit Reset & Fast Reset	1	1	0	1	0	0	1	1
Orbit Reset & Trigger	1	1	0	0	1	0	1	1
Orbit Reset & Test Pulse Trigger	1	1	0	0	0	1	1	1

Only orbit reset can be sent with another command

Hit detect




HIP simulation

4 pC injected at $t=100$ nses

2.5 fC injected on all channels at $t = 2.6$ usec

all channels recovered within ~ 2 usec




Ionizing radiation test


In CBC2, SRAM in pipeline cell was identified to contribute to the leakage current increase up to below 20 kGy which decays away with time.

The effect is not significant in the HL-LHC environment, but the cells are replaced with PMOS and enclosed NMOS devices.

Higher the dose rate and lower the temperature, larger leakage current



The increase of leakage current in HL-LHC condition is extrapolated by fit to data in different temperature and the dose rate



SEU tolerant design and the test

Pipeline logic

- counters for read/write pointers
- the difference of the counters are compared all times with I2C register setting and error is sent with data in case of the inconsistency.
- unchanged – Whitaker cells

I2C registers

- 330 x 8-bit registers (2640 bits in total)
- SEU tolerant design – Whitaker cells

SEU tolerance in I2C registers in CBC2

- Triplicated cells were used.
- Estimated bit-flips at HL-LHC from proton test beam @ 62MeV
0.6±0.2 per chip per hour



The triplicated cells were not apart from each other well (2.4 um).

SEU tolerance in I2C registers in CBC3

- Switched to Whitaker cells
The cell was used in pipeline logic in CBC2 and showed good tolerance to SEU.
- Estimated bit-flips at HL-LHC from proton test beam @ 62MeV
 - ✓ One order smaller rate than CBC2,
~ a few of % of CBC may have a register bit-flip on global configuration of the chip in a day. → This level of bit-flips could be fixed by automated regular reading and fix in parallel with the data taking.
 - ✓ Data indicate the bit-flips on inverters for reset and write nodes attached to the Whitaker cells.
→ Small change in those inverter in the next version of the chip

UA9 beamtest layout

