Radiation Hardness of Silicon-on-Insulator Pixel Devices - Ten years of struggle -

K. Hara (Univ. Tsukuba)

Wataru Aoyagi (University of Tsukuba) <u>Shun Endo</u> (University of Tsukuba) <u>Hiroki</u> <u>Yamauchi</u> (University of Tsukuba) <u>Ryuhei Abe</u> (University of Tsukuba) <u>Shikie iwanami</u> (University of Tsukuba) <u>Shunsuke Honda</u> (University of Tsukuba) <u>Toru Tsuboyama</u> (KEK) <u>Ysuo Arai</u> (KEK) <u>Ikuo Kurachi</u> (KEK) <u>Toshinobu Miyoshi</u> (KEK) <u>Miho Yamada</u> (KEK)



Project supported by JSPS Grant-in-Aid for Scientific Research on Innovative Areas



OUTLINE

- SOI Pixel and Radiation Damage
- TID Damage and Compensation
 - First Results
 - BPW
 - Double SOI TrTEGs INTPIXh2 FPIX2 FPIX3
- Conclusions

SOI PIXEL



IN SUMMARY....ALREADY

What is needed to realize (radhard) depleted CMOS pixels?







Surrounded by insulator

strong against SEE* - a
 (thin active layer in SOI) acc
 *SOI is a standard in space application Co

- affected by TID caused by accumulation of holes in insulator Contribution from BOX is larger MORGAN & CLAYPOOL PUBLISHER

Radiation Imaging Detectors Using SOI Technology

Yasuo Arai Ikuo Kurachi

> Synthesis Lectures on Emerging Engineering Technologies

> > 5

IEEE2008 Radiation Resistance of SOI Pixel Devices Fabricated with OKI 0.15µm FD-SOI Technology

K. Hara, M. Kochiyama, A. Mochizuki, T. Sega, Y. Arai, K. Fukuda, H. Hayashi, M. Hirose, J. Ida, H. Ikeda, Y. Ikegami, Y. Ikemoto, H. Ishino, Y. Kawai, T. Kohriki, H. Komatsubara, H. Miyake, T. Miyoshi, M. Ohno, M. Okihara, S. Terada, T. Tsuboyama and Y. Unno

Hole accumulation



 $V_{BG}\xspace$ can null the Vth shift

N04-5



ig. 12. Optimum Vback voltages for the transistors with shortest gate the to compensate the threshold voltage shifts.

Fig. 11. Dose dependence of the threshold voltage shift for NMOS and PMOS transistors. The transistors are with the smallest gate length and body floating (see Table I). Open marks are the data obtained from proton irradiation.

- The threshold shifts are significant (Vcc~1.8V)
- Proton-induced damage $\sim \gamma$ damage (TID)



HSTD9(2010)







Fig. 4. Radiation induced threshold shifts for NMOS and PMOS transistors vs. radiation fluence, without and BPW=0 V. V_{BG} =0 V. The first points refer to the pre-irradiation values.

BPW(V=0) no effect for rad-damage

K. Hara, HSTD11 & SOIPIX2017 Dec 11-15, 2017 Okinawa

 BPW(V<0) should improve, but BPW tied to the pixel node ... nested structure

50V. 100V 10 107 10-3 € 10 0V 5V 10V Р 50V 100V 10 NMOS, no BPW NMOS, BPW=0 0.0 1.0 1.5 -1.0 -0.5 0.0 0.5 -0.5 0.5 1.0 1.5 -1.0 2.0 Vgs (V) Vgs (V)

Fig. 6. The I_d – V_{gs} curves of NMOS transistor Tr4 irradiated to 1.3×10^{12} 1-MeV n_{eq} cm⁻² for (left) without BPW and (right) with BPW grounded. Curves are for different back-gate bias V_{BG} . V_{ds} =2 V.









K. Hara, HSIDII & SOIPIX 2017 Dec 11-15, 2017 Okinawa



Substantial reduction of gm for PMOS.... reason understood and solved But, SOI works up to 100 kGy, good enough for ILC vertex

10

HSTD10(2015) DOUBLE SOI PIXEL



HSTD10(2015) DOUBLE SOI PIXEL

Signal Shape (INTPIXh2)



Fig. 8. Signal shape of IR-laser pulse measured with MPPC.

The amplifier is not optimized for fast signal, but radiation-induced degradation in charge collection time seems small.





FNAL TEST BEAM



- Trigger generated by a SEABAS2 board using Scint.(5mm-sq) and ATLAS FE-I4 (2mmx1.75mm ROI)
- Data of 4 FPIX2 and 2 SOFIST sensors acquired per TLU request.
 All R/O boards (SEABAS2) implemented with same TimeStamp firmware
- Last FPIX2 made accessible for exchanging to irradiated DSOI

SEABAS2(Soi EvAluation BoArd with Sitcp): 16ch 12bit 40MHz ADCs, Giga-bit Ethernet

K. Hara, HSTD11 & SOIPIX2017 Dec 11-15, 2017 Okinawa

Jan (2017)

THD DAMAGE COMPENSATION

FNAL TB : FPIX2 100kGy

5x5 cluster charge about the maximum charge pixel in an event

TIPP (2017)





MORE COMPENSATION...



FPIX3

p/n

p/n

FPIX2

PIXEL

I/O

DECODER

chip layout (3mm-sq)



Vth shift compensable by applying negative volts to SOI2: optimum volts differ for n/p as dose ~1MGy ✓ <u>Separate n/p SOI2 controls in FPIX3</u>



COMPENSATION TUNING



TID DAMAGE COMPENSATION

Response to pulsed IR-laser



- Response fully recovered at 500kGy
- Expect linear response at 1MGy







FPIX3 PIXEL LAYOUT







FPIX3





PIXEL NMOS FETs (N1+N2) located at a corner

One VPIX_n for a group of 2×2 pixels Rolling shutter R/O resets the signals in next row... 19

CONCLUSIONS

TID identified as main concern for SOI applications in highradiation environment

- Innovative Double SOI solved many issues including TID. LDD profile revisited to enhance radiation tolerance
- □ TID tolerance up to 500 kGy is achieved and good performance is expected also at 1 MGy (FPIX3)
- SOI pixel (SOFIST) is being developed for the ILC. SOI applications to wider area are encouraged.



SPARES

FINE-PIXEL DETECTOR: FPIX2



In Development:

