Okinawa, December 11, 2017

## Monolithic CMOS sensors for high energy physics

W. Snoeys, CERN



p-ALPIDE3 chip: 200 MeV p at PSI

### Acknowledgements

- The workshop organizers
- T. Kugathasan, G. Aglieri, H. Pernegger, L. Musa, P. Riedler
- G. Anelli, F. Anghinolfi, P. Aspell, R. Ballabriga, S. Bonacini, M. Campbell, J. Christiansen, R. De Oliveira, F. Faccio, P. Farthouat, E. Heijne, P. Jarron, J. Kaplon, K. Kloukinas, A. Kluge, T. Kugathashan, X. Llopart, A. Marchioro, S. Michelis, P. Moreira, K. Wyllie, M. Mager, M. Keil, D. Kim, A. Dorokhov, A. Collu, C. Gao, P. Yang, X. Sun, H. Hillemanns, S. Hristozkov, A. Junique, M. Kofarago, M. Keil, A. Lattuca, M. Lupi, C. Marin Tobon, D. Marras, M. Mager, P. Martinengo, G. Mazza, H. Mugnier, H. Pham, J. Rousset, F. Reidt, P. Riedler, J. Van Hoorne, P. Yang, D. Gajanana, A. Sharma, B. Blochet, C. Sbarra, C. Solans Sanchez, C. Riegel, C. Buttar, D. Michael Schaefer, D. Maneuski, I. Berdalovic, K. Moustakas, M. Dalla, N. Wermes, N. Egidos Plaja, R. Bates, R. Cardella, T. Wang, T. Hemperek, T. Hirono, W. Wong, G. Iacobucci, M. Barbero, P. Pangaud, A. Habib, S. Bhat, I. Peric, R. Casanova, S. Grinstein, Y. Degerli, F.Guilloux, P. Schwemling...

and other collegues from CERN and the ALICE ITS upgrade and ATLAS ITk walter.snoeys@cern.ch 2

### Monolithic sensors in HEP move into mainstream technology



#### **DEPFET** in Belle



MIMOSA28 (ULTIMATE) in STAR IPHC Strasbourg First MAPS system in HEP Twin well 0.35 μm CMOS

- Integration time 190 μs
- No reverse bias -> NIEL few 10<sup>12</sup> 1 MoV n /cm<sup>2</sup>
  - 10<sup>12</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup>
- Rolling shutter readout



ALPIDE in ALICE First MAPS in HEP with sparse readout similar to hybrid sensors Quadruple well 0.18 µm CMOS

- Integration time <10 μs</li>
- Reverse bias but no full depletion
   -> NIEL ~10<sup>14</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup>

Commercial deep submicron CMOS technology evolved "naturally" towards

- Very high tolerance to ionizing radation (even if there are some caveats) see F. Faccio's presentation
- Availability of substrates compatible with particle detection

walter.snoeys@cern.ch

### ALICE ITS upgrade



#### Motivation

- 3x better impact parameter resolution
- Better tracking efficiency and momentum resolution at low pT
- Faster readout
- Fast removal and insertion



Technical Design Report for the Upgrade of the ALICE Inner Tracking System J. Phys. G 41 (2014) 087002 CERN-LHCC-2013-024 ; ALICE-TDR-017

#### Sensor chip requirements

Parameter	Inner Barrel Outer Barrel			
Chip size (mm x mm)	15 x 30			
Chip thickness (μm)	50	100		
Spatial resolution (µm)	5	10 (5)		
Detection efficiency	> 99%			
Fake hit rate	< 10 <sup>-5</sup> evt <sup>-1</sup> pixel <sup>-1</sup> (ALPIDE << 10 <sup>-5</sup> )			
Integration time (µs)	< 30 (< 10)			
Power density (mW/cm <sup>2</sup> )	< 300 (~35)	< 100 (~20)		
TID radiation hardness (krad) (**)	2700	100		
NIFL radiation hardness (1 MeV n <sub>eq</sub> /cm <sup>2</sup> )	1.7 x 10 <sup>13</sup> 1.7 x 10 <sup>12</sup>			
Readout rate, Pb-Pb interactions (kHz)	100			
Hit Density, Pb-Pb interactions (cm <sup>-2</sup> )	18.6	2.8		

<sup>(\*)</sup> In color: ALPIDE performance figure where above requirements <sup>(\*\*)</sup> 10x radiation load integrated over approved program (~ 6 years)

Thin sensors (50  $\mu$ m), high granularity (~30 x 30  $\mu$ m<sup>2</sup>), large area (10 m<sup>2</sup>) moderate radiation (TID 2.7 Mrad & NIEL 1.7 10<sup>13</sup> 1 MeV n<sub>eq</sub>/cm<sup>2</sup>)

Monolithic Active Pixel Sensors

## Standard Pixel Sensor imaging Process (TowerJazz)





- High-resistivity (> 1k $\Omega$  cm) p-type epitaxial layer (18  $\mu$ m to 30  $\mu$ m) on p-type substrate
- Deep PWELL shielding NWELL allowing PMOS transistors (full CMOS within active area)
- Small n-well diode (2 μm diameter), ~100 times smaller than pixel and reverse substrate bias => low capacitance (2fF) => large S/N => better analog performance at lower power.

### ALPIDE



- Front end (40 nW, continuously active)
- D. Kim et al. TWEPP 2015,
- DOI 10.1088/1748-0221/11/02/C02042
- Analog power ~ (Q/C)<sup>-2</sup> NIM A 731 (2013) 125
- C(sensor+circuit) < 5 fF, Q/C ~ 50 mV in ALPIDE
- Used with increased current for ATLAS development

```
Matrix
```

G. Aglieri et al. NIM A 845 (2017) 583-587

suppression

zero

Readout

uo

SSI

suppre

0

zer

out

ŏ

ea

512 rows

- 29  $\mu$ m x 27  $\mu$ m pixel pitch
- In pixel amplification and discrimination and 3 data registers

1024 pixel columns

а.

.

Bias, Readout, Control

ession

suppr

zero

dout

Read

AMP

- Global shutter, triggered or continuous readout
- Zero suppressed readout, no hits no power

development walter.snoeys@cern.ch ALICE

suppression

zero

Readout

COMP

THR

## **ALPIDE Layout features**



## **ALPIDE Development**

Design team: G. Aglieri, C. Cavicchioli, Y. Degerli, C. Flouzat, D. Gajanana, C. Gao, F. Guilloux, S. Hristozkov, D. Kim, T. Kugathasan, A. Lattuca, S. Lee, M. Lupi, D. Marras, C.A. Marin Tobon, G. Mazza, H. Mugnier, J. Rousset, G. Usai, A. Dorokhov, H. Pham, P. Yang, W. Snoeys (Institutes: CERN, INFN, CCNU, YONSEI, NIKHEF, IRFU, IPHC) and comparable team for test





8

## **ALPIDE – Some Results**

### Charge threshold and Noise



#### **Threshold MAP**







## **Detection Efficiency and Fake Hit Rate**





- Large operational margin with only 10 masked pixels (0.002%)
- Chip-to-chip fluctuations negligible
- Non-irradiated and NIEL/TID chips show similar performance
- Sufficient operational margin after 10x lifetime NIEL dose

## ALPIDE & ITS Upgrade status

#### Wafer probe testing





Single chips after thinning & dicing



Threshold scan outer Barrel Module (14 chips)



#### Over 500 wafers produced

Inner Barrel Module (9 chips)





Requirements		Dose	Fluence
nequirements		(Mgy)	(10 <sup>16</sup> 1MeVn <sub>eg</sub> /cm <sup>2</sup> )
De distis a televeres e	ALICE ITS	0.01	<b>10</b> <sup>-3</sup>
Radiation tolerance	LHC	1	0.10.3
<ul> <li>IONIZING radiation</li> <li>Non-ionizing radiation</li> </ul>	HL-LHC 3ab <sup>-1</sup>	5	1.5
(displacement damage)	FCC	10-350	3-100
<ul> <li>Circuit typically more sens</li> </ul>	itive to ionizing ra	diation, sens	or to non-ionizing radiation

- Single particle hits instead of continuously collected signal in visible imaging
  - Near 100% efficiency, full CMOS in-pixel needed
- Position resolution (~μm)
- Low power consumption as the key for low mass
  - Now tens of mW/cm<sup>2</sup> for silicon trackers and hundreds of mW/cm<sup>2</sup> for pixels
  - Even with enhanced detector functionality for upgrades, power consumption cannot increase too much because of the material penalty
- More bandwidth
- Time resolution
  - Time stamping ~ 25 ns or even lower, ... much lower (10s of ps)

walter.snoeys@cern.ch

### Single point resolution: the importance of S/N



SOI detector: thin=thinned to 70  $\mu$ m, thick = 250  $\mu$ m (only partially depleted)

SOI sensor	$V_d \left( V \right)$	d (µm)	Cluster $\langle$ S/N $\rangle$	Efficiency	σ <sub>point</sub> (μm)
Thin	30	60±5	25.0	$0.90 \pm 0.04$	$3.1 \pm 0.80$
	50	$64 \pm 3$	28,2	$0.94 \pm 0.03$	$1.7 \pm 0.50$
	70	$64 \pm 3$	28,8	$0.96 \pm 0.03$	$1.8 \pm 0.60$
	90	$64 \pm 3$	31,2	$0.98 \pm 0.02$	$1.9 \pm 0.70$
Thick	30	$60 \pm 8$	23,3	$0.89 \pm 0.03$	$1.36 \pm 0.04$
	50	$103 \pm 5$	47.4	0.98+0.02	$1.12 \pm 0.03$
	70	$122\pm5$	52,7	0.99+0.01	$1.07\pm0.05$

Better S/N => Better point resolution

Due to capacitive pixel-to-pixel coupling, practically no single pixel clusters...

M. Battaglia et al. NIM A 654 (2011) 258-265, NIM A 676 (2012) 50-53

### Point resolution at larger pixel pitches



- Thickness 300 μm, Q = 4 fC, C=26fF, S/N<sub>single ch</sub> = 150/1
- S/N for tilted tracks very quickly much lower, better to take extremities.

- Sensor can deliver ~ 1μm point resolution if granularity and S/N sufficient
- Unless S/N is very large, detector depth and pixel pitch should be comparable to avoid degradation in S/N and hence resolution for inclined tracks.
- Examples used analog interpolation with charge shared practically always between minimum 2 pixels. With binary readout, good single point resolution can be achieved as well. Need sufficient granularity, but also sufficient S/N.

## **ALPIDE Position resolution and cluster size**



- Here digital interpolation
- Chip-to-chip fluctuations negligible
- Non-irradiated and TID/NIEL chips show similar performance
- Resolution of about 6µm at a threshold of 300 electrons
- Sufficient operational margin even after 10x lifetime NIEL dose

ALICE

### Low power consumption to reduce material budget



Power density specification : <100 mW/cm<sup>2</sup>

#### **Outer Barrel**



ALICE ITS Mechanics: C. Garguilo et al (see also his ECFA 2014 presentation)

### Analog power



- From noise considerations : analog power ~  $(Q/C)^{-2}$  (NIM A 731 (2013) 125)
- Q/C = ~ 50 mV in ALPIDE (and MALTA/TJ MONOPIX)

(Conventional 300  $\mu$ m thick strip detector: Q/C = 4fC/20pF = 0.2mV)

nkT/q = 40 mV @ Room Temperature

=> increase Q/C further to exploit the weak inversion non-linearity

Energy per 1 cm toggled line at  $1.8 \text{ V} = \text{CV}^2 = 2 \text{ pF} \text{ x} (1.8 \text{ V})^2 = 6.5 \text{ pJ}$ 

Deeper submicron:  $2 \text{ pF x} (1 \text{ V})^2 = 2 \text{ pJ}!$ 

- Architecture choice: keep data in pixel until level 1 or transmit info immediately
  - Power trade-off between hit activity and clock distribution
  - No clock distribution often yields lower power but asynchronous circuit is less conservative
- Clock distribution over the matrix (needed if data kept in pixel) ?
   200 lines per cm (1 per double column) for 25 μm pixel pitch:
   200 x 6.5 pJ x 40 MHz = 50 mW/cm<sup>2</sup>

#### • Hit activity

- If 1 bit (or rather one line toggle) is sent to periphery for every pixel hit before trigger
- Average power = hit rate x column height/2 x 6,5 pJ/cm<sup>2</sup> = R x H x 6,5 pJ/2 (see table next page)

### Digital architecture: power (and bandwidth)

• Power per bit transmitted per hit as a function of hit rate

ATLAS	hit r	rate	Power/bit/cm <sup>2</sup> (H=2 cm)
Layer	hit/BC/mm <sup>2</sup> Mhit/mm		mW/cm <sup>2</sup>
0	0,68	27,2	17,68
1	0,21	8,4	5,46
2	0,043	1,72	1,118
3	0,029	1,16	0,754
4	0,021	0,84	0,546

 Massive parallelism makes huge on-chip bandwidth available (Gb/s/μm !), but 1 GHz clock over 1 cm length takes 6.5 mW

=> need to keep activity down for low power

## ALPIDE Power consumption:



With 40 nW front-end and Q/C ≈ 80 mV analog power
consumption still dominant within the matrix
Matrix readout only active if hit present
Clock gating in the digital periphery

For the future more work needed on Q/C, architecture periphery and transmitter for overall power consumption walter.snoeys@cern.ch



Sensitive area: 4.12 cm<sup>2</sup> Inner Barrel: 36.9 mW/cm<sup>2</sup> Outer Barrel: 20.2 mW/cm<sup>2</sup>

#### In the matrix:

(analog + digital)/area ( 22.2 + 3.2 )/4.12 = 6.2 mW/cm<sup>2</sup>



### Off-detector data transmission

- Present developments for HEP: significant power penalty to be SEU robust
  - P. Moreira et al. : Low Power GBT :

500mW for 9.6Gb/s (65nm) (GBT 2 W(130nm)) (including many features)

V. Gromov et al. : Velopix: (TWEPP2014)

60 mW for 5.12 Gb/s transmission (+ PLL 30 mW) over 70 cm flex (130nm)

TDCpix (NA62):

4\*87mW (serializer) + 110 mW (PLL) for 3x3.2=12.8 Gb/s (130nm)

Good progress in general R&D: going deeper submicron 1-2 pJ/bit at 10's of Gb/s

#### ISSCC 2013 / SESSION 2 / ULTRA-HIGH-SPEE

2.6 A 32-to-48Gb/s Serializing Transmitter Using Multiphase Sampling in 65nm CMOS

Amr Amin Hafez, Ming-Shuan Chen, Chih-Kong Ken Yang

University of California, Los Angeles, CA

Block	Power (mW)	Fraction (%)
VCO	26.6	30.2
Divider Chain	18	20.5
Buffer/PFD/CP	2	2.3
Predriver/Driver	26.4	30
Serializer	15	17
Total	88	100

#### Important: data concentration & physical volume for material budget & technology

### **Transistor radiation tolerance**



Total ionizing dose:

- Intrinsic transistor has become more and more radiation tolerant due to thinner gate oxide
- In LHC enclosed NMOS transistors and guard rings in 0.25 μm CMOS to avoid large leakage current
- In deeper submicron enclosed geometry usually no longer necessary for leakage, but for small dimensions parasitic effects dominate, requires extensive measurement campaigns

Single event effects:

walter.snoeys@cern.ch

- Single Event Upset : triple redundancy with majority voting
- Latch-up not observed so far in LHC, but observed on MAPs at STAR, and in new technologies

=> need attention in the design

See F. Faccio's presentation

### Sensor radiation tolerance



A. Macchiolo, R. Nisius, N. Savic, S. Terzo, 10<sup>th</sup> Hiroshima Symposium, X'iang, China, 2015 See also N. Savic et al. 27<sup>th</sup> RD50 workshop, CERN, 2015

#### Can no longer exploit thick sensitive layers:

- Need **depletion and drift field to collect signal charge fast** before it can be trapped.
- Need thin layer to contain power consumption from leakage current, and appropriate reset circuit
- Significant progress on study of microscopic defects to explain macroscopic behavior (RD50)
- See G. Kramberger's presentation

### Sensor radiation tolerance



- Convergence for large fluences for different starting materials
- IE14 => stay thin...

## **MONOLITHIC PIXEL DEVELOPMENT FOR ATLAS**





- Concentrating on depleted MAPS for radiation tolerance
- Large effort on many technologies : AMS 350 nm, AMS 180nm, Lfoundry 150 nm, Global Foundry 130 nm, ESPROS 150 nm, TowerJazz 180 nm, IBM T3 130 nm, STM 180 nm, ON Semi 180 nm, SOI XFAB 180 nm

walter.snoeys@cern.ch

## Large chips become available in several technologies



Chip name	Technology	CE Size*	Pixel size [µm <sup>2</sup> ]	<b>R/O</b> architecture	Staust
aH18	AMS 180nm	Large	56 × 56	Asynchronous	Measurements
Malta	TowerJazz	Small	36 × 36	Asynchronous	Submitted
TJ Monopix	180nm	Small	36 × 40	Synchronous	Back after Xmas
LF Monopix		Large	50 × 250	Synchronous	
Coolpix	LFoundry 150 nm	Large	50 × 250	Synchronous	Measurements
LF2		Large	50 × 50	Synchronous	

\* CE Size = Collection Electrode Size



ATLAS Pix & MuPix

AMS 180 nm walter.snoeys@cern.ch



MONOPIX, LF2 & COOLPIX Lfoundry 150 nm



MONOPIX & MALTA TowerJazz 180 nm

## AMS 180nm





0.15

0.2

0.05

8.1

AmpOut [V]

## Lfoundry 150nm



8583

0.5

Threshold before tuning

Threshold after tuning

 $\mu = 0.1622V = 2783e$ 

 $\mu = 0.1464V = 2512e$ 

 $\sigma = 0.0062V = 106e$ 

Before tuning

0.4

100.0

97.5

95.0

92.5

90.0

87.5

85.0

82.5

80.0

77.5

75.0

%

Efficiency

After tuning

 $\sigma = 0.0379V = 651e$ 



<-10

6866

## Standard TowerJazz 180 nm CMOS process

- 180nm CMOS imaging sensor process
- Electronics outside the collection electrode: small electrode (low C), large circuit area, no signal coupling



Reverse bias to increase depletion volume (-6 V, the sensor is not fully depleted)



## **Modified process**

- Novel modified process developed in collaboration with the foundry
- Adding a planar n-type implant significantly improves depletion under deep PWELL



- Possibility to fully deplete sensing volume
- No significant circuit or layout changes required

DOI 10.1016/j.nima.2017.07.046



## <sup>55</sup>Fe measurements before irradiation J. Van Hoorne

ALICE





much less charge spread over different pixels and much more uniform in time response

## Measurement results after irradiation





Encouraging results on detection efficiency after irradiation (1e15  $n_{eq}/cm^2$ ) H. Pernegger et al 2017 JINST 12 P06008

Initiated ATLAS ITK development involving several groups:

- Faster, smaller front end and faster on-chip data transmission
- Further system integration beyond chip-to-chip communication: serial power and on-chip sensor bias generation

#### See H. Pernegger's presentation

## Investigator chip also measured by other groups (eg CLIC)



#### sub-matrix

			the sector		Ċ,	Ċ.	(mint) append
Milest Max Mil	rdata mate		and the second sec	anterior	<b>~</b>		
41176	er orde Depleter	den ser		STU-PA	danta V <sup>a</sup> wa		(b)lat) Januar
	anna Anna	internal second	<b>//</b>		and the second	aghar) a tha	and a fit
			all poly Associa	Ni san An Felo	NAME OF TAXABLE	dia ta dia da	
	195.14 0.140	and soldier			in the	an de la compañía de Compañía de la compañía	ni) ari Arhiti
entia.	and the alternation		about		in the second se		a lana Apirati
da da da fedu	And D Rep Act	in the	and the for	and the second	di yan tergati	an an Gallar	



Study of the ALICE Investigator chip in view of the requirements at CLIC, CLICdp-Note-2017-004

#### See D. Dannheim's presentation

### Waferscale integration



• 10 m<sup>2</sup> to 4.5 cm<sup>2</sup> ratio not ideal

 Need larger chips and new module assembly techniques

## **4.5 cm<sup>2</sup>**



# Waferscale integration for assembly of larger areas



# Can we take advantage of flexible thin Si ?



#### In one dimension:



- Stitching is combining part of the reticle to obtain a chip with an area larger than the reticle (done for large professional CCDs for instance)
- All connections to the exterior on one side
- All routing using on-chip metal layers
- All local functions integrated

Design issues: bias and voltage drops, long distance signal transport...

walter.snoeys@cern.ch

Power supply drop is proportional to the square of the number of pixels in the column:

R = resistance of one pixel, I = current consumption of one pixel

$$\Delta V = \sum_{k=1}^{N-1} R \sum_{l=k+1}^{N} I = RI \sum_{k=1}^{N-1} N - k = RI \sum_{k=1}^{N-1} k = \frac{N(N-1)}{2} RI$$

 For one full metal layer (80 mΩ/square), 10 µm x 10 µm pixel, 1 nA/pixel (!), 14 cm high column:

$$\Delta V = \frac{N(N-1)}{2}RI = \frac{14000^2}{2}80m\Omega \times 1nA = 7.8 mV$$

Large chip with ALPIDE front end: (~20nA/pixel): 1.3 mV x (14/1.37)<sup>2</sup> = 136 mV

⇒ Biasing needs redesign, in weak inversion: I ~ exp(qV/nkT), nkT/q=40mV at roomT

⇒ Already now some measures needed/implemented for ATLAS development even for normally sized chips.

## Timing as a 4th dimension



- Charge gain in Si, drastically increase slew rate
- Picosecond timing for thin detectors
- Radiation damage (acceptor removal), use Ga instead of B
- See N. Cartiglia's presentation and LGAD session

H. Sadrozinski et al.,NIM A730 (2013) 226-231, NIM A831 (2016) 18-23 N. Cartiglia et al. NIM A796 (2015) 141-148, NIM A845 (2017) 47-51

W. Riegler & G. Aglieri: 2017 JINST 12 P11017 "Time resolution of Si detectors"

## Silicon on Insulator (SOI)



- Very impressive technology developments ... with excellent Q/C
- Some freedom on sensor material
- BOX causes reduced radiation tolerance, several measures for improvement
- See Y. Arai's presentation and SOI presentations

### Monolithic CMOS sensors in HEP





ULTIMATE in STAR IPHC Strasbourg First HEP MAPS system

ALPIDE in ALICE First MAPS with sparse readout similar to hybrid sensors Chip-to-chip communication for data aggregation

Important steps in every iteration



ATLAS CMOS Depleted radiation hard MAPS with: Sparse readout Chip-to-chip communication Serial power

• • •





FCC, CLIC, ... Large stitched fast radiation hard MAPS with: Sparse readout Chip-to-chip communication Serial power

... LGAD ?

walter.snoeys@cern.ch

Commercial deep submicron CMOS brought us:

The circuit, the sensor, and radiation tolerance

walter.snoeys@cern.ch

Commercial deep submicron CMOS brought us:

The circuit, the sensor, and radiation tolerance

Deeper submicron should bring us:

- Waferscale sensors
- ~1 μm single point resolution
- Lower (close to zero?) analog and lower digital power
- Higher density and more metal layers
- Higher on and off-chip bandwidth
- (hopefully) even better radiation hardness





### **CMOS Monolithic Active Pixel Sensors**

- CMOS MAPS have changed the imaging world, reaching:
  - less than 1 e<sup>-</sup> noise
     (cfr S. Kawahito, PIXEL 2012)
  - >40 Mpixels
  - Wafer scale integration
  - Wafer stacking
  - ••••
- In High Energy Physics silicon has become the standard in tracking applications both for sensor and readout

... and now CMOS MAPS make their way in High Energy Physics !



Backside Illuminated 8M Pixel Stacked Imaging Sensor S. Sugawa et al. Sony Corp. ISSCC 2013

## Analog Power Consumption: Noise sources in a FET



$$di_{eq}^2 = g_m^2 dv_{eq}^2$$

In weak inversion (WI):  $g_m \sim I$  $dv_{eq}^2 = (K_F/(WLCox^2 f^{\alpha}) + 2kTn/g_m)df$ 

In strong inversion (SI)  $g_m \sim \sqrt{I}$ 

$$dv_{eq}^{2} = (K_{F}/(WLCox^{2}f^{\alpha}) + 4kT\gamma/g_{m})df$$

Transconductance gm related to power consumption





The Priority Encoder sequentially provides the addresses of all hit pixels in a double column

Combinatorial digital circuit steered by peripheral sequential circuits during readout of a frame No free running clock over matrix. No activity if there are no hits Energy per hit:  $E_h \approx 100 \text{ pJ} \rightarrow 3 \text{ mW}$  for nominal occupancy and readout rate Buffering and distribution of global signals (STROBE, MEMSEL, PIXEL RESET)

### Pixel



#### Analog front-end and discriminator continuously active

Non-linear and operating in weak inversion. Ultra-low power: 40 nW/pixel

The front-end acts as analogue delay line

Test pulse charge injection circuitry

Global threshold for discrimination -> binary pulse OUT\_D

#### Digital pixel circuitry with three hit storage registers (multi event buffer)

Global shutter (STROBE) latches the discriminated hits in next available register In-Pixel *masking* logic

## **ALPIDE Readout and Control Features**



## **ALPIDE Floorplan**



### Point resolution: inclined tracks



Average of extreme pixels in the cluster gives better results In this case signal (and S/N) for a single channel reduces with track inclination

C. Kenney et al. NIM A (1994) 258-265

### Point resolution: inclined tracks



Can optimize resolution using track inclination, enhance charge sharing

Timepix3: X. Llopart, J. Buytaert, M. Campbell et al.

### A too simple simulation

~ 300mV at input with 2 nA total standby current (1nA in input transistor) => Just to demonstrate that very large Q/C

offers speed and low standby current...

1nA/pixel = 1mA/cm<sup>2</sup> for 10μm x 10μm pixel



### Full depletion and high Q/C







#### Junction on the front

- Deep pwell shields nwell from epi
- AC coupling between CE and circuit allows higher reverse bias (PEGASUS Bonn/IPHC)
- Either simple in-pixel circuit or large collection electrode for full depletion
- ALICE 2.5 fF but no full depletion

Circuit inside collection electrode (ATLAS AMS 180 nm & LF 150nm, CLIC, LePIX)

- Depletion easier, risk of coupling into input
- Keep in-pixel circuit simple for low C, or use it as smart detector in hybrid solution
- Difficult to go below 10's of fF

Junction on the back or deeper into silicon

- Full depletion with very small collection electrode and potentially very low C
- Example: Change epilayer type (RAL) or TJ modified process (ALICE, ATLAS)

walter.snoeys@cern.ch

## Synchronous vs Asynchronous: matrix power

- Assumptions: Matrix 2 cm x 2 cm
- Analog Power < 75 mW/cm<sup>2</sup> (36.4 μm x 36.4 μm pixel)
- Power for clock distribution (needed for synchronous design)
  - Energy per 1 cm toggled line at  $1.8 \text{ V} = 2 \text{ pF/cm x} (1.8 \text{ V})^2 = 6.5 \text{ pJ}$
  - 137 lines per cm ( 1 per double column ) for 36.4  $\mu$ m pixel pitch:

137 x 6.5 pJ x 40 MHz = 36 mW/cm<sup>2</sup> (in MONOPIX ~2x differential lines)

#### • Power for matrix readout (MALTA)

	pixel hit rate		Power/bit/cm <sup>2</sup> (H=2 cm)	Power (4.5 bit toggling)
Layer	hit/BC/mm <sup>2</sup>	Mhit/mm <sup>2</sup> /s	mW/cm <sup>2</sup>	mW/cm <sup>2</sup>
0	0.68	27.2	17.7	79.6
1	0.21	8.4	5.5	24.6
2	0.043	1.72	1.1	5.0
3	0.029	1.16	0.8	3.4
4	0.021	0.84	0.5	2.5

Asynchronous much larger bandwidth

#### Note : need to add periphery power !!