


# RD50 Collaboration HV-CMOS submission

Eva Vilella


Department of Physics  
University of Liverpool  
Oliver Lodge, Liverpool L69 7ZE, UK

[vilella@hep.ph.liv.ac.uk](mailto:vilella@hep.ph.liv.ac.uk)

# Reticle floorplan



# Matrix 5



Reticle type A

Reticle type B  
(mirrored design)

Placement accuracy  
between neighbouring  
chips? Seal ring?

# Comments and topics that we need to discuss

1. There are no dimensions in the floorplan (on purpose)
2. **Pixel size** in each matrix? → This will help us to define the area of each matrix and the area of the chip<sup>(\*)</sup>
3. **Matrix 1.** Timing circuit to sample the rise time:
  - Sampling **frequency**?
  - Sampling of **rise time** only? Sampling of **amplitude**, as well?
4. **Matrix 3.** With super-fast pixel:
  - Shorter rise time is achieved with more power consumption. Power consumption needs to be low.
  - Type of pixel? Binary, TOA measurement, TOT measurement, energy measurement...?
5. **Matrix 4.** Imaging matrix:
  1. Type of readout circuit?
  2. Circuits with converter and Correlated Double Sampling (CDS)?
6. Readout electronics **inside or outside** the pixel area? (especially in matrices 1 and 2)

<sup>(\*)</sup> Maximum design box dimensions are **25,840 mm x 32,480 mm (with full mask set submission)** or **25,840 mm x 9,505 mm (with 1 x 3 MLM submission)**. Requirement to leave space for a PCM structure (1,826 mm x 1,826 mm) inside the design box for foundry tests, and need to confirm with sub-contractor that such large devices can be handled.

# Test structures

**Test structure 1** Simple CMOS capacitors to study oxide thickness (related to irradiation measurements?)

Design the smallest possible pixel, and with this:

**Test structure 2** 10 x 10 matrix of pixels with passive readout

**Test structure 3** 10 x 10 matrix of pixels with 3T-like readout

**Test structure 4** Small matrix of pixels for two-photon absorption TCT measurements (this test structure can also be used for standard TCT/edge-TCT measurements, check with I. Vila)

**Test structure 5** Single pixels for sensor capacitance measurements

**Test structure 6** ...

# Options

## 1. Full mask set with a minimum of 12 engineering wafers

<b>Maximum design box dimensions:</b>	25,840 mm x 32,480 mm <sup>(*)</sup>
<b>Full mask set price:</b>	55,780 €
<b>12 engineering wafers:</b>	33,540 €
<b>NRE:</b>	4,800 € (2 different substrate resistivities)
<b>Total price:</b>	94,120 €

## 2. 1x3 MLM with a minimum of 12 engineering wafers

<b>Maximum design box dimensions:</b>	25,840 mm x 9,505 mm <sup>(*)</sup>
<b>MLM 1x3 mask set:</b>	31,500 €
<b>12 MLM engineering wafers:</b>	33,540 €
<b>NRE:</b>	4,800 € (2 different substrate resistivities)
<b>NRE reticle set up:</b>	7,500 €
<b>Total price:</b>	81,335 € (31,500 + 33,540 + 4,800 + 7,500 ≠ 81,335 €!?)

<sup>(\*)</sup> Need to leave space for PCM structure (1,826 mm x 1,826 mm) inside the design box for foundry tests, and need to confirm with sub-contractor that such large devices can be handled