

# Implementation and evaluation of custom logic for various configuration schemes based on I2C and HDLC protocol for ALICE Common Readout Unit(CRU)

*Thursday 16 February 2017 18:00 (5 minutes)*

This paper presents the preliminary results of various configuration schemes for on-board and off board components for the new ALICE readout card. The new card, called CRU is a PCIe board based on the Altera Arria X FPGA, will configure itself as well as associated front end electronics board of most of the ALICE sub-detectors. The main aim of this paper is to explain different configuration schemes based on I2C and HDLC protocol. The schemes have been evaluated on different hardware platforms.

## Presentation type

Oral

**Author:** Mr MUKHERJEE, Sanjoy (Bose Institute)

**Co-authors:** Dr COSTA, Filippo (CERN); Mr PAUL, Rourab (Calcutta University); Dr CHAKRABARTI, Amlan (Calcutta University); Mr KHAN, Shuaib Ahmad (Variable Energy Cyclotron Centre); Mr MITRA, Jubin (Variable Energy Cyclotron Centre); Dr NAYAK, Tapan Kumar (CERN)

**Presenter:** Mr MUKHERJEE, Sanjoy (Bose Institute)

**Session Classification:** Poster session