

TOFFEE a fully custom readout ASIC for timing applications with UFSD

Tuesday 21 February 2017 11:55 (20 minutes)

Time tagging is becoming a fundamental tool for the future of High Energy Physics, where the high luminosity will introduce hundreds of overlapping events (pile-up) making really tricky to take and analyse data. This is the case of the high luminosity LHC, where the expected number of events per bunch crossing is ~ 150 -200. A possible strategy for pile-up mitigation consists in exploit time tagging to distinguish events overlapping in space but separated in time by few tens of picoseconds. For this reason, the so called Ultra Fast Silicon Detectors (UFSD) and a fully custom readout ASIC have been developed. The ASIC is called TOFFEE and is designed in a standard $0.11\ \mu\text{m}$ CMOS technology. The chip has been optimized for the readout of signals produced by UFSD $50\ \mu\text{m}$ thick sensors to cope with the CMS-TOTEM Precision Proton Spectrometer (CT-PPS) time resolution requirement of 30 ps per detector plane. TOFFEE consists of 8 independent channels, each with a charge sensitive amplifier (CSA), a single threshold discriminator, a stretcher and a LVDS driver. The readout chain has been designed to work with the High Precision TDC (HPTDC) which requires a minimum pulse width of 5 ns. This talk reports the design and the first measurement results of TOFFEE.

TRACK

Electronics

Author: Mr OLAVE, Elias Jonhatan (Politecnico di Torino - INFN Torino)

Co-authors: Ms CENNA, Francesca (Universita di Torino e INFN Torino); DI FRANCESCO, Agostino (LIP Laboratorio de Instrumentacao e Fisica Experimental de Part); DA ROCHA ROLO, Manuel Dionisio (INFN Torino); RIVETTI, Angelo (Universita e INFN Torino (IT)); VARELA, Joao (LIP Laboratorio de Instrumentacao e Fisica Experimental de Part)

Presenter: Mr OLAVE, Elias Jonhatan (Politecnico di Torino - INFN Torino)

Session Classification: Session 6: Electronics