


Advanced Through Silicon Vias for Pixel Detectors

WP 2 Session

F. Hügging, N. Owtscharenko, N. Wermes (U Bonn)

T. Fritsch, O. Ehrmann, K. Zoschke (Fraunhofer IZM)




AIDA **2020**



- Through Silicon Vias are nowadays widely used in industry for different purposes, e.g:
 - Memory chips
 - 3D integration
 - Interposers
- Usually these are dedicated, highly industrialized processes which are not accessible for other costumers
- Scope of the project is the development of a post processing TSV for a wider range of input material like:
 - Readout ICs for silicon pixel detectors
 - X-ray imager
 - IR cameras
 - Packaging of CMOS cameras


3D WLCSP



3D Packaging:

- CMOS Image Sensors
- MEMS


3D IC



3D Chipstacking:

- Logic & DRAM for higher bandwidth (WIDE I/O interface)
- Memory stacking



2.5D Interposer



Lateral die stacking for high bandwidth:

- Power/RF/Analog
- Logic & Analog
- Logic & Memory (GPU for Gaming)

AMD's "Fiji" with Silicon Interposer and HBM




Source: AM

AMD has introduced its highly anticipated "Fiji" solution for the graphics market. It features a 595mm² logic device (ASIC) mounted in the center of a 1,011mm² Si interposer. Four HBM stacks, each containing four DRAMs and a logic die, are also mounted on the interposer.


There are approximately 200,000 interconnects in the module including Cu pillar microbumps and C4 bumps.

The interposer has 65,000 TSVs with 10μm-diameter vias.


TSV landscape map



taken from T. Fritzscht, *Interposer – An enabling technology for fan-out hybrid pixel modules*, IWORID 2016, Barcelona.



- **TSVs** + wafer thinning + aligned bonding are the **key technical elements** for a 3D extension of electronics integration -> eminent field of industrial research
 - denser packaging - lower power - larger I/O bandwidth - more functionality at lower cost
- Huge interest (and market) in packaging industry with fast recent advances
- **Promise** for pixel detectors -> more compact modules with active area maximization, no wire bonds, and 4-side abutable (X-ray), use backside for wiring (RDL) → **joint interest Bonn - IZM**
- **Needs/challenges** which both partners profit from
 - large length and relatively large aspect ratio (length/diameter) TSVs with reliable fabrication yield
- **Goal: develop pixel modules for HL-LHC** employing TSVs in a via-last process (after CMOS process)



- **via-last process in FE-I4:**
 - Metal layers in the pad connect M8 to M1

Demonstrator single chip TSV modules built using


- FE-I3 ATLAS pixel readout chip $90\ \mu\text{m}$ thin, $6 \times 11\ \text{mm}^2$, with tapered profile TSVs and RDL
Followed by solder bumping and flip chip

Journal of Instrumentation



A via last TSV process applied to ATLAS pixel detector modules: proof of principle demonstration

M Barbero^a, T Fritsch^b, L Gonella^a, F Hügging^a, H Krüger^a, M Rothermund^b and N Wermes^a
Published 10 August 2012 • *Journal of Instrumentation*, Volume 7, August 2012

- aspect ratio 1:1
- no performance loss compared to standard modules observed



Module on board






TSV modules using FE-I4 (ATLAS IBL chip): 160 μ m thick, 2 x 2 cm²

- use straight vias with aspect ratio 3.5 : 1

Goal: demonstration of **TSV/RDL processing together with solder bump bonding method** on 8" FE-I4 wafers thinned to 160 μ m (3 wafer pilot run)

Results:

- first processing attempt failed (no connection to M1)
- reworking (!), however, was successful
- yield ... not quite satisfactory



- **Goal:** establish high yield TSV + RDL process for pixel modules
- straight vias through (ultra?) thinned FE-I4 wafers and chips: **note 2x2 cm² chip size**
- **80 – 120 μm** thickness (to be optimized),
- aspect ratio = **2 : 1**
- one handle wafer step needed
- complete development including flip-chipping process for the final pixel module

Challenges of the proposal

- reliable TSV fabrication ... yield hoped/expected to be much better than for project 2
- thin (o(100 μm)) wafers are needed for the goal of “large yield”
challenge is the handling of large and very thin wafers/chips
- surprises during flip-chipping can also be an issue



❑ The approach in general

- Breakthrough for close to 100% yield **multi TSV/backside RDL heterogeneous integration** with high performance quality on small and medium production scales
→ benefits for many applications in CMOS tier stacking and for sensor/chip packaging applications


❑ Specific applications (beyond HL-LHC) in development with IZM

- 1) 4-side abutable **X-ray sensors** (a la Medipix)
- 2) Backside processed (front side contact free) **light and IR sensors**
- 3) CMOS camera wafer level packaging with backside contacts → used in **endoscopy** (medical)

X-ray 4-side abutable chips



diced 200mm camera wafer



camera module with flex



□ WP1:

- Process optimization for very thin (80-120 μm) readout wafers

□ WP 2:

- Design optimization of the TSV and RDL layers

□ WP 3:

- TSV run with optimized RDL design on FE-I4 wafer batch incl. electrical tests






□ WP4:

- Optimization of bumping and flip-chip using (ultra?) thin TSV chips to sensors

□ WP 5:


- Characterization of TSV chip sensor assemblies

1. Wafer Thinning: Grinding, Wet Etching, DRIE
2. TSV Si-etching: DRIE BOSCH Process
3. TSV-Insulation: TEOS, PE-CVD, SA-CVD, Polymer
4. Adhesion-/Barrier-/Seed-Layer: Ti (TiW, TiN, Ta(N)) / Cu HI-PVD
5. Via filling: ECD Cu bottom up filling, liner filling
6. RDL / UBM pad metallization




All pictures courtesy of Fraunhofer IZM, Berlin.

TSV and Oxide Etch Process



TSV from backside:



- Etch: Si / oxide / Poly-Si / oxide
- stop on M1 (cheesed M1)
- PECVD oxide deposition
- Oxide etch




TSV after silicon / Oxide etch (500x):
microscopic view into TSV AR2-3/ diam.60μm
→ cheesed/meshed M1
→ oxide opened?
→ harder decision for smaller diameter

TSV Filling Process by Electroplating

- IZM ATLAS FE-I4 TSV Phase 2:
 - First setup with not optimized via filling parameters
 - TSV filling tends to close the TSV at half of the TSV depth
 - Rework + second fill
 - Final cross section of TSVs after rework of the first via filling process step and 2nd filling
- MEDIPIX3 TSV Pilot Batch:
 - same IBM technology, same wafer size
 - Cross section of TSVs with optimized via filling process
 - TSV process already OK after first setup



- Two different RDL designs are used for the FE-I4 chips with TSV:
 - simple design with one metal layer as for the Fe-I2/3 modules
 - a more complex RDL layout features 2 metal layers with an additional BCB passivation between the metal layers
→ takes over some of the functionality of the module flex (power distribution etc., only passive components are missing but can be added later)
 - both RDL designs are compatible with advanced laser soldering techniques






- Inspected chips showed good processing results regarding RDL processing:
 - good shape of the RDL layers (Cu and NiAu) and clear vias
 - X-ray image shows good metal coverage over full TSV depth

X-ray check of TSV filling and RDL-connection:

NiAu – solder/wire bond pads

Cu-RDL lines

Cu-filled TSVs



- Kick-off Meeting for the project in Bonn at 10/03/2017
- Project partner (U Bonn and IZM) agreed upon the implementation plan
- First actions about the next steps discussed:
 - Lessons learned from the previous experiences
 - TSV setup run process optimization
 - design of dedicated test structures for TSV setup run → special structures for measuring capacitance and inductance of TSV and RDL layers

The screenshot shows a meeting agenda for 'AIDA 2020 PoC Kick-Off: Advanced Through Silicon Vias for Pixel Detectors' held on Friday, 10 Mar 2017, from 08:30 to 15:00 in Europe/Zurich. The agenda is as follows:

Time	Topic	Speakers	Duration
08:30 → 09:00	Überblick und Prozessierung von TSVs	Kai Zoschke, Thomas Fritsch (Fraunhofer IZM)	30m
09:00 → 09:30	Zeitplan und Tests mit dem Ziel eines betriebsfähigen FE-14 Moduls mit TSV Betrieb	Fabian Huegging (University of Bonn (DE)), Thomas Fritsch (Fraunhofer IZM)	30m
09:30 → 10:00	ITk-Pixel Planungen	Fabian Huegging (University of Bonn (DE))	30m
10:00 → 10:30	Ausblick und Details zu Bumping: Flip-Chip mit dem RD53A chip	Fabian Huegging (University of Bonn (DE)), Hans Krueger (University of Bonn)	30m
10:30 → 11:00	CMOS Pixel Entwicklungen	Tomasz Hemperek (University of Bonn (DE))	30m
11:00 → 11:30	Überblick über neuere Entwicklungen im Packaging		30m

WP1: TSV process step evaluation

- Fabrication of process setup wafer with dedicated test structures
- Evaluation of individual process steps (wafer thinning, TSV etching, passivation and RDL layer deposition)
- Characterization of test structures

March to May 2017

WP2: TSV wafer design and mask fabrication

- Development of gds2 wafer layout mask set (TSV etch, passivation etch, RDL structuring, ...)
- Fabrication of lithography glass masks

June to July 2017

WP3: ATLAS FE-I4 batch TSV process

- UBM deposition on the wafer front side,
- thinning of the wafer
- bonding of the thinned wafer onto carrier
- backside processing including TSV etch, deposition of passivation, plating base TSV filling and RDL multi-layer

August to October 2017

WP4: Flip chip bonding process

- Assembly of setup modules and optimization of bonding parameters
- Characterization of bonding interfaces and bonding yield
- Assembly of functional modules

November to December 2017

WP5: Characterization of TSV chip sensor assemblies

- Initial functional tests and tuning
- Full characterization of TSV pixel detector modules in lab and at test beams

January to May 2018

WP1 – Process Modifications:

- Reduced wafer thickness: $160\mu\text{m} \rightarrow 120\dots90\mu\text{m}$:
 - + better visibility of via bottom after TSV etch / oxide etch
 - + improvement of TSV filling behaviour
 - higher risk of wafer breakage
- Fabrication of TSV Daisy Chain Testwafer with dedicated M1 setup layer:
 - +/- setup of TSV etch process but without poly-Si layer
 - additional wafer fabrication (process steps)
- Test of backside carrier wafer process:
 - + higher stability up to dicing process
 - + stabilisation of FE-I4 chip during flip chip process
 - carrier release after flip chip assembly
 - more cleaning steps necessary

- U Bonn and IZM have long term relationship for bump bonding of hybrid pixel detectors including post processing of Readout IC wafers.
- Experience of usage of post process TSV for pixel detectors already for some years with quite some success.
- Goal is to generalize this approach not only for HEP pixel detectors but also for industrial similar detector projects like imager or compact CMOS cameras
- A versatile via last TSV process with straight side vias on IO pads and a multi-layer RDL is being developed for the ATLAS FE-I4 Pixel Detector as Proof-of-Concept
- Project started with a Kick-off Meeting on March 10, 2017 and currently a setup TSV run is prepared to find optimal processing parameters for the TSV process.