



MPP activities in WP7

A. Macchiolo

J. Beyer, A. La Rosa, R. Nisius, N. Savic

Max-Planck-Institut für Physik, Munich



AIDA 2020

2nd AIDA-2020 Annual Workshop, Paris, 4-7 April 2017

Introduction

- Increase of HL-LHC target luminosity to 4000 fb^{-1} lead to stronger requirements on detectors radiation hardness → use of very thin planar sensors in the internal pixel layers
 - Technologies for the production of thin planar sensors
 - Efficiencies at a fluence of $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$
 - Efficiency evaluation for $50 \times 50 \text{ }\mu\text{m}^2$ cells using FE-I4 compatible sensors
 - Design optimization for RD53 compatible cells
 - Results with active edge sensors





Thin planar pixel sensors with backside cavities



First production on 4" wafers at CIS

- starting thickness $525\mu\text{m}$,
- target thicknesses $150/100\mu\text{m}$
- Anisotropic etching by KOH
- Two sets of dicing lines:
 - On the $420\mu\text{m}$ wide frame between the structures
 - Dicing along the sensor perimeter on the thinned substrate




FE-I4 compatible single chip sensors + FE-I4 quad sensors → many test-beam results shown later



New production on 6" wafers at CIS





- New production on 6" wafers now started at CIS
- Local thinning to 100-150 μm thickness
- Collaboration MPP-LAL-LPNHE




NEW: RD53 compatible sensors with 50x50 and 25x100 μm^2 pitch


FE-I4 compatible sensors with small pitch columns



Study of the hit efficiency for 150 μm thick sensors




- CIS4 sensor 150 μm thick irradiated at $\Phi=10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ at CERN-PS
- $V_{\text{bias}}=900\text{V}$
- Itk test-beam October 2016 at CERN SPS




Hit efficiencies in different eta ranges

- CIS4 sensor 150 mm thick irradiated at $\Phi=10^{16} n_{eq}/cm^2$,
Vbias=900V
- Itk test-beam October 2016 at CERN SPS




0°




45°

In-pixel efficiency map



In-pixel efficiency map




Hit efficiency improves already at moderate eta: effect of biasing structures is decreased

To be confirmed with 50x50 μm^2 cell pixels



Comparison of hit efficiencies for 100 and 150 μm thick sensors



- Comparison of hit efficiencies after an irradiation to $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ shows an earlier hit efficiency saturation for the module with 100 μm thick sensor compared to the CIS module with a 150 μm thick sensor.



- Lower operation bias voltages at high fluence results in lower power dissipation and help to relax the requirements on the cooling system


Emulation of a $50 \times 50 \mu\text{m}^2$ pixel cell with a FE-I4 sensor

- Sensor implemented in the CIS4 production
- Layout with $50 \times 50 \mu\text{m}^2$ implants
- Neighbouring pixel implants are read out by different read-out channels to reproduce the effect of charge sharing in $50 \times 50 \mu\text{m}^2$ pixel cells and still be compatible with FE-I4 chips.




- RD53 compatible sensors implemented in the new CIS 6" production

Charge sharing effect for a $50 \times 50 \mu\text{m}^2$ pixel




- CIS4 sensor $150 \mu\text{m}$ thick irradiated at $\Phi = 3 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ in Birmingham
- $V_{\text{bias}} = 300\text{V}$
- Itk test-beam October 2016 at CERN SPS


Charge sharing effects between neighbouring implants seen at low voltages in charge and hit efficiencies maps



Estimation of the hit efficiency for a 50x50 μm² pixel



- Increasing the bias voltage to 500V the loss of efficiency due to charge sharing is less relevant
- In-pixel efficiency of the 50x50 μm² implant (implant at the edge) is the closest approximation of the possible performance of a planar pixel cell RD53 compatible without any biasing structure




Same kind of modules now being irradiated to higher fluences in Birmingham

SOI productions at MPG-HLL

- High resistivity SOI 6" wafers
 - 6 wafers 100 μm thick
 - 4 wafers 150 μm thick

SOI3

- Post-processing at IZM completed
- BCB and UBM processing
- complete etching of the handle wafer + Aluminum on backside



- all structures back at MPI, characterized and sent for bump-bonding
- first time: modules with BCB on chip side

Single-Chip Modules (SCM)

- FE-I4 compatible
- different guard ring designs

Quad Modules


- FE-I4 compatible
- different PT designs

RD53A

- 50x50 / 25x100
- PT / PT-free



BCB isolation on chips





- Sensor coated with BCB have shown HV capabilities after interconnection up to 900-1000V

- For some sensor production technology (backside cavities, active edge sensors) the deposition of BCB isolation layer on the sensors is problematic or impossible
- A possible solution is to have the BCB isolation deposited on the chip side, first 4 FE-I4 wafers with BCB processed at IZM (LPNHE and MPP project)
- This approach would also allow for cost-reduction thanks to the larger size of chip wafers compared with sensor wafers → more structures processed in a single step


BCB isolation on chips

- Two different implementations on a single wafer:
 - BCB only on the chip edges where the chip faces the not active area of the sensor at HV potential
 - BCB everywhere except on the bumps → option now disfavored by IZM



BCB isolation on chips

- Two different implementations on a single wafer:
 - BCB only on the chip edges where the chip faces the not active area of the sensor at HV potential
 - BCB everywhere except on the bumps → option now disfavored by IZM




Occupancy of new modules during self-trigger source scan using a radioactive Cadmium source

- perfect interconnection efficiency for all modules
- HV capabilities to be proven after irradiation of these modules




RD53 sensors in SOI3 production





IV-Curves of RD53 compatible sensors after post-processing:

- 50x50 μm^2 tends to break earlier than 25x100 μm^2
- 100 μm breaks earlier than 150 μm

50 x 50 μm^2





25 x 100 μm^2





RD53 sensors in SOI₃ production

Investigation with PHEMOS



Breakdown at the bias rail:

- every second column
- metal bias rail seems to prevent the breakdown
- try to increase the metal overhang in the next production

Thanks to Jelena Ninkovic and Rainer Richter for the PHEMOS measurements



RD53 sensors in SOI₃ production


Investigation with PHEMOS

Breakdown at the punch-through, two mechanisms:

1. critical breakthrough at individual pt-dots
2. increased leakage current at every pt-dot

Lesson learned:

Smaller PT dot with metal overhang in ongoing new production




Thanks to Jelena Ninkovic and Rainer Richter for the PHEMOS measurements

SOI4 production at MPG-HLL

SOI4


- New production of 9 wafers started with similar technology of SOI3 at MPG-HLL:



- 100 and 150 μm active thickness
- BCB, UBM processing + thinning planned to be performed at HLL.
- Cu used as UBM, compatible with the SnAg IZM bumps


New RD53 designs in SOI₄

- Common PT implant with smaller dimensions with respect to previous implementations (implant diameter from 18 to 10 μm)



- Developing ideas how to contact the pixels without PT for testing before flip-chipping


- Double chip RD53A sensor (prototype for the inner layer or the inclined sections):
 - Two different implementations of pixels in the inter-chip area







Active edge sensors: ADVACAM assemblies

- Modules with 50 μm thin sensors and Cu-Au UBM show a perfect interconnection efficiency



Occupancy map from Cd scan of a module with a 50 μm sensor





- Collected charge by ^{90}Sr scans agrees with expectations for the three thickness
- 50 μm thin sensors needs a special tuning to very low thresholds ≤ 1000 e



Test beam results of active / slim edge modules

- August + October test-beam at CERN: systematic comparison of different sensor thicknesses




- Very good performance up to the edge of 100-150 μm thick sensors

- New measurements with 50 μm thin sensors at lower threshold then presented before (600 e- nominal instead of 800 e-)
- Higher efficiency on pixel implant with lower threshold (~98.8%) but still worse edge eff. with respect to thicker sensors




Active edge module after irradiation

- 150 μm thick sensor, slim edge (BR), Fluence = $10^{15} \text{ n}_{\text{eq}} \text{ cm}^{-2}$



- At 250V very good edge efficiency and small eff. loss due to charge sharing



Thinner active/slim edge sensors are being or will be irradiated after parylene coating for spark prevention





Conclusions and Outlook

- Feasibility of producing thin sensors with good yield (100 and 150 μm thickness) demonstrated at CIS and HLL
- Irradiation results up to a fluence of $10^{16} n_{\text{eq}}/\text{cm}^2$ show better radiation hardness for 100 μm sensors
- RD53 sensor design improved following the results of the test-beam analysis on FE-I4 sensors, several variants included in the ongoing productions
- Almost full edge efficiency measured for active edge sensors up to a fluence of $10^{15} n_{\text{eq}} \text{cm}^{-2}$



Additional slides

FE-I4 sensors in CIS 6" wafers and SOI4 production




- FE-I4 quad with common PT and 3 ganged rows each chip → 180 μm distance between physical edges of the chips
- 400 μm long pixels per side

- Quad with standard PT and 4 ganged rows → 280 μm distance between chips
- 450 μm long pixels per side

- FE-I4 compatible sensors with half the cells of $50 \times 50 \mu\text{m}^2$ pitch and no biasing structures
- Especially important to study post-irradiation performance of small cell sizes while waiting for the RD53A chip

UBM processing at CIS



Nickel UBM

Mask-based electroless Ni-UBM


- applied for CMS-Pixel production, in combination with In-bumps
- relatively thin film on sensor surface
- Now employed with AgSn bumps at IZM

Mask-based electroless Pt-UBM


- First experience at CIS
- Some deposition steps are outsourced

- Single chip and quad sensors with Ni and Pt UBM have been flip-chipped at IZM

Ni UBM for quad FE-I4 module with 150 μm thickness: good interconnection efficiency



100 μm thin sensor with Pt UBM






No need of support wafer during the sensor wafer production and post-processing




Thin sensors performance at high fluences

- 100 μm thin sensors yield the best hit eff. at $5 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$
- VTT FE-I4 module with 100 μm thin sensor irradiated at JSI at $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$
- Tested at DESY with 5 GeV electrons, threshold tuning to 1300 e
- significantly lower efficiencies at 200 and 300 V at $\Phi = 1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$
- efficiencies at different fluences have similar saturation values ($\sim 97\%$)






Power dissipation for thin planar sensors at high fluences




IV curve of bare FE-I4 sensor at -25°C irradiated to $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ after 11 days of annealing, as measured in direct thermal contact in a probe-station



Estimated power dissipation per cm^2 at -25°C for a $100 \mu\text{m}$ thin sensor irradiated to $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$


- The possible range of operation bias voltage for a pixel module with a $100 \mu\text{m}$ thick sensor is **500-700 V**
- The resulting power dissipation at 500-700 V is **$\sim 25\text{-}50 \text{ mW}/\text{cm}^2$** at $1 \times 10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$ irradiation

SOI₃ production - FEI₄ Quads




- Measurements performed after post-processing and dicing
- Process yield very satisfactory

■ Flip-chipping at IZM to prove interconnection yield also for 100 μm quads with higher statistics





ADVACAM: 50 μm thick sensors


- Active edge sensors produced on SOI wafers at ADVACAM



- Modules with 50 μm thin sensors and Cu-Au UBM show a perfect interconnection efficiency
- Collected charge by ^{90}Sr scans agrees with expectations for the three thickness
- 50 μm thin sensors need a special tuning to very low thresholds ≤ 1000 e



Occupancy map from Cd scan of a module with a 50 μm sensor





Hit efficiencies for active edge devices

August + October test-beam at CERN: systematic comparison of different sensor thicknesses




- Very good performance up to the edge of 100-150 μm thick sensors

- New measurements with 50 μm thin sensors at lower threshold then presented before (600 e- nominal instead of 800 e-)
- Higher efficiency on pixel implant with lower threshold ($\sim 98.8\%$) but still worse edge eff. with respect to thicker sensors

New Bias Ring designs

- Some sensors without bumps on BR:
 - Investigate if it is possible to reduce the effect of PT on hit efficiency after irradiation leaving the BR floating
 - Drawback: currents from the edges will flow directly into edge columns
- Second bias ring design: decouple the testing functionality before interconnection from the grounding after flip-chipping
 - Bias rails are all linked to a metal line not connected through contacts to the implant
 - bumps on BR are in contact to the BR implant



Bumps in contact with the BR implant

Testing metal line floating on the BR implant

R. Richter

