

# Status of WP6 activities in Liverpool

E. Vilella, on behalf of the Liverpool group

Department of Physics,  
University of Liverpool,  
Oliver Lodge,  
Liverpool L69 7ZE  
UK

[vilella@hep.ph.liv.ac.uk](mailto:vilella@hep.ph.liv.ac.uk)

# Outline


1. HV-CMOS chips
2. Test structures in HV-CMOS chips
3. H35DEMO
4. RD50 HV-CMOS submission
5. Accura100 flip-chip bonder and test kit
6. Summary

# HV-CMOS chips




## H35DEMO - Features:

- ams 0.35  $\mu\text{m}$  HV-CMOS (H35)
- Contributions from CERN, IFAE, KIT, Uni. Bern, Uni. Geneva and Uni. Liverpool
- Different matrices (2 CCPD and 2 monolithic) and test structures
- Pixel size is  $50 \mu\text{m} \times 250 \mu\text{m}$  (for compatibility with FE-I4)
- Resistivities:  $20 \Omega\cdot\text{cm}$ ,  $80 \Omega\cdot\text{cm}$ ,  $200 \Omega\cdot\text{cm}$  and  $1\text{k} \Omega\cdot\text{cm}$
- Delivered in December 2015 (eng. run)




## Features:

- LFoundry 150 nm HV-CMOS
- Contributions from BNL, IFAE, KIT, Uni. Bern, Uni. Geneva, Uni. Heidelberg and Uni. Liverpool
- Different matrices (1 CCPD and 5 monolithic) and test structures
- Resistivities:  $100 \Omega\cdot\text{cm}$ ,  $500\text{-}1.3\text{k} \Omega\cdot\text{cm}$ ,  $2\text{k}\text{-}2.5\text{k} \Omega\cdot\text{cm}$  and  $3.6\text{k}\text{-}3.9\text{k} \Omega\cdot\text{cm}$
- Submitted in August 2016 (MPW)
- Delivered in March 2017



## Features:

- LFoundry 150 nm HV-CMOS
- Contributions from IFAE, Uni. Geneva and Uni. Liverpool
- Different matrices (2 monolithic) and test structures
- Resistivities:  $500 \Omega\cdot\text{cm}$  and  $1.9\text{k} \Omega\cdot\text{cm}$
- Submitted in November 2016 (MPW)
- ASICs will be delivered in April 2017




## Features:

- ams 180 nm HV-CMOS (H18)
- Contributions from CERN, KIT, Uni. Geneva, Uni. Heidelberg and Uni. Liverpool
- Different matrices (1 CCPD and 3 monolithic, it includes MuPix8), CLICpix and test structures
- Submitted in January 2017 (eng. run)
- ASICs will be delivered in ~April 2017



# LFoundry HV-MAPS chip



Areas from top to bottom (see R. Casanova's talk):

## 1) Test structures

- TCT/e-TCT
- sensor capacitance measurement
- very fast measurements

## 2) Non-ATLAS matrix


## 3) Matrix of HV-MAPS pixels with FEI3-like readout

- 40 rows x 78 columns of pixels
- pixel area is  $50 \mu\text{m} \times 50 \mu\text{m}$
- analog and digital readout electronics are embedded inside the pixel area
- analog readout electronics → preamplifier, shaper and discriminator
- digital readout electronics → electronics to process the output of the discriminator, 2 8-bit DRAM memories to store the TS and 1 8-bit DROM memory to store the pixel address
- This matrix was designed to study very small pixels with all the readout electronics integrated inside the pixel area and to qualify this technology for the HL-LHC upgrade
- No backside biasing option
- Detector thickness is  $280 \mu\text{m}$







## LF2 - Test structures



## LF1 and ams 180 nm - Test structures




- A) TCT/e-TCT → 3 x 3 matrix of 50  $\mu\text{m}$  x 50  $\mu\text{m}$  HV-CMOS pixels without readout electronics
- B) TCT/e-TCT → 3 x 3 matrix of 75  $\mu\text{m}$  x 75  $\mu\text{m}$  HV-CMOS pixels without readout electronics
- C) Fast measurements → 3 x 3 matrix of 50  $\mu\text{m}$  x 50  $\mu\text{m}$  HV-CMOS pixels
- D) Sensor capacitance measurement  
1 single pixel with 50  $\mu\text{m}$  x 50  $\mu\text{m}$   
1 single pixel with 75  $\mu\text{m}$  x 75  $\mu\text{m}$
- E) 2 avalanche photodiodes for I-V measurements



- A) TCT/e-TCT → 3 x 3 matrix of 33  $\mu\text{m}$  x 125  $\mu\text{m}$  HV-CMOS pixels without readout electronics
- B) Sensor capacitance measurement → 1 single pixel with 33  $\mu\text{m}$  x 125  $\mu\text{m}$  (simple pixel)
- C) Sensor capacitance measurement → 1 single pixel with 33  $\mu\text{m}$  x 125  $\mu\text{m}$  (pixel with TW compensation)
- D) Fast measurements → 3 x 3 matrix of 33  $\mu\text{m}$  x 125  $\mu\text{m}$  HV-CMOS pixels



# H35DEMO - Design aspects reminder



## Main features:

- ams 0.35  $\mu\text{m}$  HV-CMOS (H35)
- submission through an engineering run
  - submission in October 2015
  - wafer production finished in December 2015
- different substrate resistivities to improve SNR
  - 20  $\Omega\cdot\text{cm}$  (standard), 80  $\Omega\cdot\text{cm}$ , 200  $\Omega\cdot\text{cm}$ , 1k  $\Omega\cdot\text{cm}$

## Areas (from top to bottom):

- standalone nMOS matrix
  - digital pixels with in-pixel nMOS comparator
  - standalone readout
- analog matrix (2 identical arrays)
  - different flavours
- standalone CMOS matrix
  - analog pixels with off-pixel CMOS comparator
  - standalone readout
- All pixels are 50  $\mu\text{m}$  x 250  $\mu\text{m}$  for compatibility with FEI4



UNIVERSITÉ  
DE GENÈVE




UNIVERSITY OF  
LIVERPOOL




# H35DEMO - Measurements with Sr90


Allocated space  
in clean room



Custom made PCB designed at UoL




CSA output when the ASIC is irradiated  
with a Sr90 source (standalone nMOS matrix)




Amplitude = 342 mV  
Rise time = 105 ns  
Fall time = 1.35 µs


# H35DEMO - e-TCT measurements




No circuitry or metal layers on top of the sensing diodes




## e-TCT set-up:



## Measured results:





$\rho=80 \Omega \cdot \text{cm}$ ,  $d \sim 35 \mu\text{m}$  @ -170 V



$\rho=200 \Omega \cdot \text{cm}$ ,  $d \sim 45 \mu\text{m}$  @ -140 V

E. Cavallaro, arXiv:1611.04970v2

# H35DEMO - e-TCT measurements




- Samples of the **H35DEMO** in the **1k Ω·cm** resistivity were **backside processed**:

- thinning to 100 μm
- backside p<sup>+</sup> implantation with boron
- thermal annealing
- backside metallization


to allow backside biasing and achieve a **stronger, more uniform electric field** in the sensing volume




# H35DEMO - e-TCT measurements




No circuitry or metal layers on top of the sensing diodes




## e-TCT set-up:



## Measured results:




$\rho=1k \Omega\cdot cm$ ,  $d\sim 100 \mu m$  @ -40 V



$\rho=1k \Omega\cdot cm$

# HV-CMOS submission within RD50 collaboration



## Design effort:

*IFAE*

R. Casanova

*Uni. Barcelona*

O. Alonso

*Uni. Liverpool*

S. Powell

E. Vilella

C. Zhang

Scope for further design contributions...


- Test structure 1**      Simple CMOS capacitors to study oxide thickness
- Test structure 2**      10 x 10 matrix of very small pixels with passive readout
- Test structure 3**      10 x 10 matrix of very small pixels with 3T-like readout
- Test structure 4**      Small matrix of pixels for TCT, e-TCT and TPA-TCT measurements
- Test structure 5**      Single pixels for sensor capacitance measurements
- Test structure 6**      ...



# Accura100 flip-chip bonder and test kit





Accura100 flip-chip bonder



Metal-on-Glass process  
6-inch wafer submitted to Micron  
Semiconductor Ltd (March 2017)

20x test structures (RD53 chip size)  
for 10 trials of flip chip bonding







10x test structures (FE-I4 chip size)  
for 5 trials of flip chip bonding

- The original plan is to align and glue 2 parts together and to characterise their coupling by accurate capacitance measurements.



# Summary

- **Several HV-CMOS submissions in 2016:**
  - 10 mm x 10 mm HV-MAPS ASIC in LFoundry 150 nm via MPW
  - 5 mm x 5 mm HV-MAPS ASIC in LFoundry 150 nm via MPW
  - 21.3 mm x 22.6 mm HV-MAPS ASIC in ams 180 nm via engineering run
- The fabricated ASICs are expected during **the first quarter of 2017**
  - PCBs to design
  - Firmware to write
  - Many many measurements to be done
- **H35DEMO measurements** are on-going
- Working towards a **new HV-MAPS submission** within the RD50 collaboration
- New **Accura100 flip-chip bonder** and test kit



*Thank you for your attention !*