

# Status of HV-CMOS developments for the CLIC vertex detector



CLICpix + CCPDv3. Szymon Kulis - http://skulis.web.cern.ch/skulis/clicpix/

AIDA2020 – WP6 05/04/2017 Mateus Vicente (UniGE/CERN) on behalf of the CLICdp collaboration



## Outline

- **CLIC Vertex Detector**
- 1<sup>st</sup> Generation chips
  - CLICpix + CCPDv3
  - Designs and simulations
  - Assembly and testbeam
- 2<sup>nd</sup> Generation chips
  - CLICpix2
  - C3PD
- New Caribou DAQ system
- Summary and Conclusions





mvicente@cern.ch

# **CLIC Vertex Detector**

and requirements

- All-silicon vertex and tracking detector
- Demanding performance requirements for the vertex detector
  - Ultra low mass, 0.2% X0 per layer
  - **D** Single hit resolution of  $\sim 3 \, \mu m$
  - Time-stamping of 10 ns
  - Power consumption of 50 mW/cm2
    - + 0.2% X0 requirement = Forced air cooling
- R&D aimed in hybrid pixel detectors
  - Thin planar or capacitively coupled HV-CMOS
  - Pixel size of 25 μm × 25 μm
  - ASIC and sensor thickness of 50 μm (each)









# **CLICpix Readout ASIC**

for planar and HV-CMOS sensors

- Implemented in a 65 nm CMOS process
  - Based on the Timepix/Medipix chip family
- Demonstrator chip with  $64 \times 64$  Pixel matrix
- Pixel size is  $25 \times 25 \ \mu m$ 
  - **Total active area is 1.6 \times 1.6 mm<sup>2</sup>**
- 4-bit ToA and ToT measurements
  - Per pixel, simultaneously
- Time stamping < 10 ns
  - Full readout in < 800 µs</p>
    - for 10% occupancy @ 320 MHz readout clock
- Power pulsing scheme

Parameter	Simulated Value	Measured Value
ToA Accuracy	< 10 ns	< 10 ns
Gain	$44 \text{ mV/k}e^{-1}$	$40 \text{ mV/k}e^{-1}$
Dynamic Range	up to 40 k $e^-$	up to 45 <i>ke</i> <sup>-</sup>
Equivalent Noise (bare chip)	$\sigma = 60e^{-1}$	$\sigma = 51e^{-}$ (average)
DC Spread (uncalibrated)	$\sigma = 160e^{-1}$	$\sigma = 128e^{-1}$
DC Spread (calibrated)	$\sigma = 24e^{-1}$	$\sigma = 22e^{-}$
Minimum threshold	$388 e^{-}$	$417 \ e^{-}$
Power consumption per pixel	6.5 μW	$7  \mu W$









# **CCPDv3 Sensor ASIC**

**HV-CMOS** sensor

- Fabricated in a 180 nm commercial HV-CMOS technology
- Matching the CLICpix 64×64 pixel matrix
  - $\hfill\square$  Pixel size also is 25×25  $\mu m$
- Two stages amplifier on each pixel
- Capacitively coupled (glued) to the CLICpix chip
  - Flip-chip with Epoxy glue instead of bump-bonds











5

mvicente@cern.ch 05/04/17



# **CCPDv3 TCAD Simulations**

Sensor IV

- Possibility to study pixel design and resulting breakdown
  - Both current and breakdown reproduced well in simulations
    - Breakdown: Data -93V vs TCAD -88V
  - At high enough bias distortion of depletion region, allows thin channel to short HV and deep n-well











# **CCPDv3 TCAD Simulations**



Sensor Possible Improvements - Resistivity

- Change the resistivity of the substrate
  - Increase in the depletion depth
  - Larger breakdown voltage and Faster and more charge collection
    - 1000 Ohm\*cm model collecting around 50% more than the 10 Ohm\*cm model after 100 ns.



# **CCPDv3 TCAD Simulations**



CERI

VS test-beam data – Charge collection

- Comparison between simulation and test beam data
  - Calibrations of the device are used to convert TCAD output to ToT
  - MPV for single pixel clusters
  - □ Increase in gradient for voltages > 60 V due to avalanche multiplication
  - ToT of ~3 at sides due to **cross-coupling** (not included on TCAD simulations)





8

Coupling with CLICpix

- Signal transfer from the sensor to the ROC via a capacitive injection
  - Issue of cross talk/coupling to neighbouring pixels must be considered
  - **3**D simulation, using the *Finite Element Analysis* method (with COMSOL)
    - Effect of different glue layer thickness, pixels misalignment and different pixel pads design





Pixel 1

Readout ASIC

9





Mesh of pixel pads



mvicente@cern.ch

05/04/17

CLICpix+CCPDv3 pixel pads

Scanning Electron Microscope picture of

CLICpix+CCPDv3 assembly cross section

Coupling with CLICpix

### Capacitance calculated from the Electric energy density between pixel pads

- □ Capacitance to closest pixel: 3.8 fF
  - For a gap of 0.22 um (measured from the SEM pictures) between the chips
- Cross capacitance < 4% to neighboring pixels</p>
- Asymmetric cross capacitance due to pixel pads geometry



(Normalized (to 3.8 fF)) Capacitance between CCPDv3 central pixel and 9 CLICpix pixels





mvicente@cern.ch





Cross-coupling with CLICpix - Misalignment

- Possibility of study alignment effects on the capacitances
  - Simulations with planar misalignment or different glue thickness
    - Possibility to study and improve charge sharing on the signal transmission
  - Comparison with test beam data on going

11

- As expected, assemblies with half pixel misalignment has two pixels on the RO chip with same capacitance
  - Uncertainty bands on left plot corresponds to the assumed alignment precision of +- 1 um
- Typical gap between chips bump-bonded (~20um) would result in a coupling capacitance about 10x smaller for the closest pixel









Cross-coupling with CLICpix - Misalignment

2D alignment scan - Simulate the effect of the precision on the flip-chip process





12

mvicente@cern.ch

05/04/17

CERN

Cross-coupling with CLICpix - Misalignment

2D alignment scan - Simulate the effect of the precision on the flip-chip process

- ±2um X and Y uncertainty on CCPDv3 pixels position
  - No major effect for CLICpix central pixel
  - Pixels 4 and 6 most affected (effect seen in TB data)



Centered CCPDv3 pixel pad Misaligned (+2,+1) CCPDv3 pixel pad Misaligned (-1,0) CCPDv3 pixel pad





13

mvicente@cern.ch 05/

05/04/17

## **Flip-chip at UniGE** CLICpix + CCPDv3



- Heating up to 400 degC and force applied by bonding arm up to 100 kg
  - CLICpix+CCPDv3: 100 degC (for 6 min) and 5N bonding force
    - \*Manual glue deposition on CCPDv3
- XY Alignment stage with resolution of 0.015 um
- Post bonding accuracy ~<1 um achieved</p>
  - < 0.5 um (theoretically)</p>
  - PixelShop pattern-recognition program to guide alignment







Set Accura 100







# Flip-chip at UniGE

CLICpix + CCPDv3 with PixelShop

## PixelShop

15

- Pictures from flip-chip digital cameras
  - 2 cameras with field of view of 900x700um
    - 0.37 um/pixel
- C++ and OpenCV framework
  - Enhance pictures contrast for better contour finding
  - Calculate offset between contour geometric center

#### CLICpix original picure

#### CLICpix edited picure







#### Vertical pads offset





Pixel p	bads	contour
CLICpi	and	CCPDv3





# Testbeam Results

## with CLICpix + CCPDv3

- Samples produced with different alignment to gauge sensitivity of device performance to glueing precision
  - Performance remains good regardless of misalignment
    - Still efficient at target thresholds
- Beam incidence angle scan to test clustering and resolution in thin sensors
  - Not at the vertex requirement yet. Still some ground to cover





CERN

# **CLICpix2 and C3PD**

## 2<sup>nd</sup> generation readout and sensor ASIC

- Improved chips based on previous CLICpix and CCPDv3
  - CLIC Capacitively Coupled Pixel Detector (C3PD) HV-CMOS sensor
  - **Bigger pixel matrix**
  - **Different pixel electronics**
  - Guard ring around HV-CMOS pixels pads
  - Measurements done in stand-alone mode
    - CLICpix2+C3PD Caribou chip board already in hands







17





# CLICpix2 Readout chip



#### CLICpix2 Overview

	CLICpix	CLICpix2	
Matrix size [pixels]	64 × 64	<b>128</b> × <b>128</b>	
Active area [mm <sup>2</sup> ]	1.6  imes 1.6	3.2 × 3.2	
ToT counter	4 bits	5 bits	
ToA counter	4 bits	8 bits	

- Operation with counters combined, giving 13-bit timing
  - 82 μs depth with 100 MHz clock
- Improved noise isolation and removal of cross-talk issue
- Parallel column readout and 8/10 bit encoding
- Integrated test pulse DACs and band-gap
- First chips received at CERN mid-Feb
  - Comissioning on-going

Power domain	simulation	measurement
VDDA (1.2 V)	110 mA	104 mA (-5%)
VDDD (1.2 V)	97 mA	N/A
VDD_CML (1.2 V)	31 mA	33 mA (+6%)



18





# C3PD Pixel output pads guard ring

New Output Pads Guard Ring

- Shield neighboring CLICpix2/C3PD pixel pads
  - Cross-couplig capacitance ~10X smaller

	Pixel 4	Pixel 5	Pixel 6	Metal lines	GR
Without GR	96E-3	3.360	96E-3	854E-3	-X-
With GR	12E-3	3.4839	12E-3	398E-3	3.14





19





**C3PD Pixel Pad** 



# C3PD

# C3PD Stand Alone measurements



- C3PD Overview
  - 128x128 pixels with 25 μm pitch
  - 3 different flavours of pixels
  - Test 3x3 pixel matrix can be directly readout
  - Alignment marks for precise alignment with CLICpix2
  - Architectural changes to minimize power consumption









20

mvicente@cern.ch 0

.ch 05/04/17

# C3PD(v2) Second submission

C3PD first submitted in MPW on 20 Ωcm substrate

-88V

- □ New (C3PDv2) engineering run submission
  - 20, 80, 200 and 1kΩcm substrate resistivity
    - Will allow for validation of TCAD results
    - Expected arrival: Beginning of May
  - Thinned pixel HV guard ring → higher breakdown voltage expected from TCAD simulations
    - Down to 2.62 μm from 4.82 μm
  - Higher substrate resistivity and higher biasing voltage will lead to a larger depleted volume and therefore a more efficient charge collection

collection contact





21



#### C3PD pixel guard ring changing





Abs(ElectricField-V) (V\*cm^-1)

3.000e+05 2.500e+05 2.000e+05 1.500e+05 1.000e+05 5.000e+04 0.000e+00

# **CaRIBOu System** HV-CMOS DAQ – <u>GITLAB LINK</u>



- A modular readout system for pixel detectors
  - Developed at BNL with collaboration from UNIGE and CERN for ATLAS and CLIC
  - Open architecture welcomes contributions from other groups
  - Modular architecture allows for integration of new readout chips and sensors





22



## **CaRIBOu System** HV-CMOS DAQ – GITLAB LINK







mvicente@cern.ch

05/04/17



CERN

# **CaRIBOu System**

CaR board ressources

- $8 \times$  general purpose power supplies with monitoring capabilities
- $32 \times adjustable voltage output (0 4 V)$
- $8 \times \text{current output } (0 1 \text{ mA})$
- $8 \times \text{voltage input } (0 4 \text{ V})$
- ADC (16 channels, 65 MSPS/14-bit)
- $4 \times injection pulser$
- 12C bus
- TLU RJ45 input (clock and trigger/shutter)
- general CMOS signals ( $10 \times \text{outputs}$ ,  $14 \times \text{inputs}$ )
  - with adjustable voltage levels (0.8 3.6V)
- $17 \times LVDS$  pairs



FE-14 + H35DEMO @ Fermilab 2017





05/04/17



# Conclusions

## and overview

- CLIC vertex strong requirements introduced
  - HV-CMOS being investigated as sensor for the CLIC vertex detector
- CLICpix readout ASIC and CCPDv3 HV-CMOS chip first detector prototypes
  - TCAD simulations to predict sensor features
  - **FEM** simulations to understand pixels coupling between sensor and readout chips
- Preliminary test beam results
  - Results shows good control on the gluing process
  - Good efficiency at target threshold (even for misaligned samples)
    - Resolution requirement not yet achieved
- On-going work to test CLICpix2+C3PD on the next test beam campaign
  - Clicpix2 under comissioning
  - C3PD received and under test
    - C3PDv2 with new features to arrive in May
  - Caribou DAQ setup being commissioned for use













Check Superposing the Same Picture

Bottom left part of the picture

Top right corner pasted on top of bottom left



















"Digitizing" the pixel information - SUB



"Digitizing" the pixel information - CHIP

- Storing the pixel X and Y position in a histogram
  - Much easier to handle than a vector!

Pixel X Position [um]







Pixel Y Position [um]



30



22/08/16

"Digitizing" the pixel information - CHIP

- Storing the pixel X and Y position in a histogram
  - Much easier to handle than a vector!





31

22/08/16



JERL

"Digitizing" the pixel information - CHIP

- Storing the pixel X and Y position in a histogram
  - Offset = Pixel X,Y position bin address position\*25um



Pixel Y Offset [um]



Picture X position [um]







"Digitizing" the pixel information - SUB

- Storing the pixel X and Y position in a histogram
  - Offset = Pixel X,Y position bin address position\*25um





mvicente@cern.ch 22/08/16





Pixel X Offset [um]

# **Pixel pads overlap** Z scan



- 34
- □ A = 0.1 um
- □ B = 10 um







