


The CSOI approach for integrated micro channels

*L. Andricek¹, J. Dingfelder², I. Garcia³, C. Lacasta³, G. Liemann¹, C. Marinas²,
D. Markus², J. Ninkovic¹, E. Scheugenpflug¹, M.A. Villarejo³, M. Vos³*

¹MPG Halbleiterlabor Munich, ²Bonn University, ³IFIC Valencia

● Processing thin detectors - the SOI approach

a) oxidation and back side implant of top wafer




b) wafer bonding and grinding/polishing of top wafer

c) process → passivation



open backside passivation



d) anisotropic deep etching opens "windows" in handle wafer



The sensor thickness becomes a free parameter, adjustable to the needs of the experiment!

Key Process Modules:

- Wafer Bonding and thinning of top layer (external)
- Sensor fabrication on SOI
- Etching of the Handle Wafer

- DEPFET for Belle II PXD (75 μ m)
- Direct electron detectors (30 and 50 μ m)
- SiPMs - SiMPL (down to ~14 μ m)
- ATLAS ITk (150 and 100 μ m)


● Direct Wafer Bonding in "Micro-Cleanroom"



Q.-Y. Tong and U. Gösele " Semiconductor Wafer Bonding " John Wiley & Sons, Inc.



picture from: www.mpi-halle.mpg.de

Direct Wafer Bonding




150 mJ/m²

> 2000 mJ/m²




30 mJ/m²




> 2000 mJ/m²



- integrated silicon frame




● thin DEPFETs




- full DEPFET technology in thin area
- thin area supported by a monolithically integrated silicon frame


● introducing a Cu layer on the DEPFET module




- ▷ three metal layer system in periphery
 - ↳ Copper as third metal
 - ↳ low-k dielectric to Alu2
 - ↳ UBM for flip chip
 - ↳ landing pads for passives
 - ↳ Solder connection to kapton



● Belle II Module 0




● Thermal management and material



8W DCD&DHP


1W sensor & SWB → gas cooling



- ▷ Belle II
 - ↳ 9W/half ladder, 8W at EOS
 - ↳ Active (CO₂) cooling at EOS, cooling block outside acceptance
- ▷ difficult for experiments with larger acceptance region
- ▷ at EOS still high power density, active cooling would be good
- How about silicon integrated cooling channels there ????




● Integrated micro-channels




A spin-off of SOI approach : thinned all-silicon module with integ. cooling

- idea: integrate channels into handle wafer beneath the ASICs
- channels etched before wafer bonding → cavity SOI (C-SOI)
- full processing on C-SOI, thinning of sensitive area
- micro-channels accessible only after cutting (laser)


- Prototypes with resistive heating and micro channels




DRIE etching of handle wafer




CSOI wafer with integrated resistors



Module after cutting




Detail: inlet for the cooling fluid







- IR movie – just for entertainment

:- silicon particles in water



:- low flow 300 μ l/s



● 2nd round



- 2nd round: Profiles before wafer bonding




● Summary

- ▷ Active pixel sensors for Belle II are already fabricated on SOI wafers
 - ↳ Convection cooling in thin sensitive region, “aggressive” CO₂ at the end-of-stave (EOS)
- ▷ Natural next step is the introduction of integrated cooling channels at the EOS
 - ↳ Cavity SOI
- ▷ Feasibility studies done, look promising
- ▷ Concept can be extended to any kind of sensors on SOI, in particular hybrid pixel sensors as in ATLAS/CMS
 - ↳ Would of course require re-design of the module ..

● Module Assembly – overview


Flip Chip of ASICs (~240°C):

- ▷ Bumped ASICs have the same solder balls (SAC305)
 - ↳ DHP bumping at TSMC, DCD bumping via Europractice
 - ↳ So far SWB bumping on chip level
- ▷ Flip Chip of PXD modules on custom made support plates



SMD placement (~200°C):

- ▷ Passive components (termination resistors, decoupling caps)
- ▷ Dispense solder paste/jetting of solder balls, pick, place and reflow
 - ↳ PbSn 37/63 solder



Kapton attachment (~170°C), wire bonding:

- ▷ Solder paste printing on kapton,
 - ↳ SnBi solder
- ▷ Wire-bond, wedge-wedge, 32 μm Al bond wires

