## Muti- and Many-Core Discussion

1

MOHAMMAD AL-TURANY
GSI DARMSTADT


#### Software for Multi- and Many-core

2

 We have to produce software that transparently scale its parallelism to balance the increasing number of CPU/GPU cores

 3D graphics games transparently scale their parallelism to almost any number of GPU cores without problems! Why not in physics software?

#### Runge-Kutta: Gain for different cards



**DETAILS: FRIDAY, 26.02** 


Applying CUDA computing model to event reconstruction software

#### Track + vertex fitting on CPU and GPU

#### CPU Time/GPU Time

Track/Event	50	100	1000	2000
GPU	3.0	4.2	18	18
GPU (Zero Copy)	15	13	22	20

#### Time needed per event (ms)




	50	100	1000	2000
СРИ	3.0	5.0	120	220
GPU	1.0	1.2	6.5	12.5
GPU (Zero Copy)	0.2	0.4	5.4	10.5

**DETAILS: FRIDAY, 26.02** 


Applying CUDA computing model to event reconstruction software

#### Parallelization on CPU/GPU




## Scalability in CUDA

6



#### Comparisons between different techniques



Using the GPUs include some overhead in data processing which has to be considered in the comparisons to CPU code

# NVIDIA's Next Generation CUDA Architecture




#### **Features:**

Support a true cache hierarchy in combination with on-chip shared memory

Improves bandwidth and reduces latency through L1 cache's configurable shared memory

Fast, coherent data sharing across the GPU through unified L2 cache




http://www.behardware.com/art/imprimer/772/


## **NVIDIA GigaThread™ Engine**

Increased efficiency with concurrent kernel execution

Dedicated, bi-directional data transfer engines

Intelligently manage tens of thousands of threads





Serial Kernel Execution

Concurrent Kernel Execution

http://www.behardware.com/art/imprimer/772/

#### **ECC Support**



First GPU architecture to support ECC


Detects and corrects errors before system is affected

 Protects register files, shared memories, L1 and L2 cache, and DRAM

### Unified address space

Groups local, shared and global memory in the same address space.

This unified address space means support for pointers and object references that are necessary for high-level languages such as C++.



http://www.behardware.com/art/imprimer/772/

#### Conclusion



- With Fermi we are getting towards the end of the distinction between CPUs and GPUs
  - The GPU increasingly taking on the form of a massively parallel coprocessor