

Compact Muon Solenoid experiment at CERN's LHC

MS



Quality control considerations for the development of the front end hybrid circuits for the CMS Outer Tracker upgrade

<u>T. Gadek</u>¹, G. Blanchot¹, J. De Clercq², A. Honma¹, A. Koliatos¹, M. Kovacs¹, J. Luetić³, and B. Schneider⁴

¹CERN, ²VUB, ³ULB, ⁴FNAL

on behalf of the CMS Outer Tracker Upgrade collaboration



Introduction to the project

Description of the problem

Active test methods


Verification platform

Test results

Cold Box


Introduction – CMS Tracker Upgrade


Replacement of the Silicon Tracker during the LHC Long Shutdown 3



Introduction – CMS Outer Tracker's building blocks


Cross-section of 1 quarter of the CMS Outer Tracker:








Endcap disc:






4

Introduction – Modules and Hybrids

Front End Modules: Two types: 2S and PS,


- Double-sensor,
- Different heights,
- High momentum discrimination.



PS module PS: Pixel -Strip Module 1,960 silicon strips 30,720 silicon macro pixels Production total: ~6k units

PS Read-out ASICs (SSA)

AI-CF Spacer



2S module

2S: Strip-Strip Module

Production total: ~9k units

4,064 silicon strips

Front End Hybrids (FEHs):

HDI flexible circuit,

Al-CF – Aluminium Carbon Fibre

Stiffeners and spacers,

500 µm CF Stiffeners



Introduction to the project

Description of the problem

Active test methods

Verification platform

Test results

Cold Box

Quality control – why and how?

Need for FEH's quality control

- ~4000 wire bonds per module
- reworks unlikely during production phase
- 1 bad ASIC assembly = lost module
- High yield of modules = use of known good FEHs

Optical inspection

- Set of dimensions and surface quality measurements
- Weighing
- High voltage breakdown test
- Adhesive check
- Solder joints check (passives)
- And many more...

Set of active tests

- <u>Check of proper</u> <u>interconnectivity of</u> <u>FEH's components</u>
- Verification of FEH's functionality
- Readout chain required
- Room temperature tests
- Low temperature tests (cold box)


Know your enemy

Main source of troubles: non-flatness of the circuit under ASICs (+ not ideal bumps) Root causes:

- differences in C(s)TE of the hybrid's components (impact during reflow),
- circuit design constraints (imbalanced, non-symmetric copper distribution).








An example of a Front End ASIC footprint and interconnections

- Hybrid's assembly problems (so far) affect exclusively the ASICs to flex connectivity.
- ASIC's connectivity verification became a priority.
- Different active methods apply to 3 different I/O types.





Introduction to the project

Description of the problem

Active test methods


Verification platform

Test results

Cold Box

Set of active test methods (in that order)

- 1. Power consumption.
- 2. Slow control interface & configuration registers.
- 3. Clock, fast commands and data interfaces.
- 4. Calibration of analogue FE channels & noise-driven hit counts.
- 5. Specific tests for detecting open and shorted analogue connections.



Detection of opens in analogue connections

- Active testing of the connectivity of analogue inputs requires their stimulation.
- Temporary bonding impractical (2032 wires needed).
- Need for fast and contactless method.
- Stimulating signals can be injected externally (capacitively).
- Incomplete or grounded signal path »» absence/weak response to the stimulation
- Signal is injected to groups of neighbouring channels »»» cannot reveal shorts.




Figure: A cross-section sketch of signal injection into a folded front end hybrid

Examples of charge injection circuits



Figure: Photo of a setup with two single-strip antenna boards for 2CBC2 hybrid testing




Figure: Photo of a setup with two segmented antenna boards for 2CBC2 hybrid testing




Figure: Photo of a setup with two segmented antenna boards for 8CBC2 hybrid testing

Example of opens detection

Example of use - 2CBC2 hybrid with cut bumps

Output of the open connections scan algorithm:

antenna_test.txt 🗵							
1	Antenna scan test results (channels numbering starts with 0).						
2	Rejection threshold 10%:						
3	Malfunctioning Channels on the TOP side : 0, 1, 251, 253,						
4	Malfunctioning Channels on the BOTTOM side : 0, 1, 253,						
5							
6	Rejection threshold 80%:						
7	Malfunctioning Channels on the TOP side : 0, 1, 251, 253,						
8	Malfunctioning Channels on the BOTTOM side : 0, 1, 253,						

Occupancy histogram obtained during the scan:




Figure: Front channels histogram obtained during 2CBC2 antenna test (zoomed at 21 ch.)

Shorted analogue connections – detection method

Detection of shorts in analogue connections

- Stimulating signals can be injected internally in the ASIC (test or calibration pulse)
- Short between channels »»» activity of channels which should not be stimulated
- Short to ground »»» no activity of channels which should receive test pulses






Figure: CBC2 signal path with shorted channels 253 and 252

Module's case:





Hybrid's case:

Figure: A cross-section sketch of a folded 8CBC2 hybrid with shorted bumps

Figure: A sketch of an 8CBC2 hybrid wire-bonded to sensors

Example of shorts detection




Figure: An explanatory sketch of an unfolded 8CBC2 hybrid components

Example of use - 8CBC2 prototype (a short between bumps under CBC)

Shorted channels searching procedure Sides: Front - 0 Back - 1 (Channel numbering starts from 0)						
Side	Channel_ID	Grou	up_ID	Sho	orted_With_G	coup_ID
0	886	I	4	I	1	
0	883	I	1	I	4	




Figure: X-Ray image of the ASIC with detected short

Example of use - 2S module prototype number 3 (a short between wire-bond pads on the sensor)

Shorted channels searching procedure Sides: Front - 0 Back - 1 (Channel numbering starts from 0)						
Side	Chann	el_ID	Grou	p_ID	Short	ted_With_Group_ID
1		1012		3		2
1		1011		2		3





Figure: A microscope image of the short between pads on the silicon sensor detected by the algorithm



Signal below threshold = open/grounded connection



Introduction to the project

Description of the problem

Active test methods

Validation of the test methods


Test results

Cold Box

Hybrid for the evaluation of test algorithms

A hybrid was designed with deliberately implemented failure modes to verify test methods:

- a) 2 functioning ASICs,
- b) 6 dummy chips,
- c) Charge injecting pads buried in the circuit (for one ASIC),
- d) Temporary interconnection to interface boards via mezzanine connector or probe pads,
- e) 3 different companies (X, Y, Z) were identified to produce the hybrids,
- f) X and Y delivered 2 batches.



List of implemented defects in the design:


- 7 shorts per ASIC between pairs of analogue front end channels,
- 3 shorts per ASIC between a front end channel and GND net per ASIC,
- 8 opens in the second chip (3 broken traces + 5 missing vias).

For more details on this hybrid please follow a dedicated talk on Thursday by Mark Kovacs

Hybrid for the evaluation of test algorithms - interface

Two types of interface card were produced:

- 1 for the bench top use with a mezzanine connector,
- 1 for the cold box use with a spring loaded pins socket,
- Conversion of signals from a hybrid to an FPGA-based readout,
- Software controlled charge injection and trigger generation circuit on board.



Interface card for a bench top use



Introduction to the project Description of the problem Active test methods Verification platform Test results

Cold Box

X hybrids - evaluation results

- 14 hybrids from vendor X were produced and tested
- Execution of all test methods ~42 s/hybrid, 100% repeatability and accuracy*

Hybrid	Current consumption	Data links and config.	Analogue shorts detection	Analogue opens detection
ID	[AVG: 105.5mA / 151.5mA]	registers diagnosis	mutual, to GND, [+ additional]	Implemented, [+ additional]
P.1	ОК	ОК	9/14, 4/6, [+ 0/0] too many missing shorts	9/11, [+ 53/0]
P.3	ОК	ОК	ОК	9/11, [+ 0/0]
P.4	idle: excessive, busy: OK	ОК	ОК	9/11, [+ 1/0]
P.5	ОК	ОК	ОК	9/11, [+ 8/0]
P.6	ОК	ОК	13/14, 6/6, [+ 0/0]	9/11, [+ 3/0]
P.7	ОК	ОК	ОК	9/11, [+ 0/0]
P.8	ОК	ОК	ОК	9/11, [+ 0/0]
P.9	ОК	ОК	ОК	9/11, [+ 0/0]
P.10	ОК	ОК	ОК	9/11, [+ 0/0]
P.11	ОК	ОК	ОК	9/11, [+ 0/0]
P.12	ОК	ОК	ОК	9/11, [+ 0/0]
P.13	ОК	ОК	ОК	9/11, [+ 0/0]
P.14	ОК	ОК	12/14, 6/6, [+ 0/0]	9/11, [+ 7/0]
P.15	idle: too low, busy: too low	No communication	No communication	No communication

X PS-MCK hybrids - summary table of active tests.

NOTE:

- No additional shorts detected other than the implemented ones.
- Many undesired opens in the analogue paths, X confirmed assembly problems.
- *Two opens (always the same ones) cannot be detected due to the design issue.

Y hybrids - evaluation results

- 14 hybrids from vendor Y were produced and tested
- Execution of all test methods ~42 s/hybrid, 100% repeatability and accuracy*

Hybrid	Current consumption	Data links and config. registers	Analogue shorts detection	Analogue opens detection
ID	[AVG: 105.4mA / 151.5mA]	diagnosis	mutual, to GND, [+ additional]	implemented [+additional]
1. 5 T	ОК	ОК	ОК	9/11 + 0/0
2. 5 C	ОК	ОК	ОК	9/11 + 0/0
3.1U	ОК	ОК	ОК	9/11 + 0/0
4.4A	ОК	ОК	ОК	9/11 + 0/0
5.4 P	ОК	ОК	ОК	9/11 + 1/0
6.4J	ОК	ОК	ОК	9/11 + 0/0
7.0Q	ОК	ОК	ОК	9/11 + 0/0
8.4C	ОК	ОК	ОК	9/11 + 0/0
9. 7 W	ОК	ОК	ОК	9/11 + 0/0
10. 1 T	ОК	4 R/W/T errors (I ² C) single retry	ОК	9/11 + 0/0
11. 1 R	ОК	ОК	ОК	9/11 + 0/0
12. O S	ОК	12 R/W/T errors (I ² C) single retry	ОК	9/11 + 0/0
13.4 D	ОК	ОК	ОК	9/11 + 0/0
14.4 F	ОК	ОК	ОК	9/11 + 0/0

Y PS-MCK test summary table.

NOTE:

- There were no additional shorts detected other than the implemented ones. All implemented shorts were found.
- *Two opens (always the same ones) cannot be detected due to the design issue.




Introduction to the project Description of the problem Active test methods Validation of the methods Test results

Cold Box

Cold Test Setup

Re-test in cold:

- Hybrid's operation at planned coolant temperature in the detector (-35°C),
- Validation of test methods at low temperature,
- Study on the impact of the temperature on the detectability of defects.





Interface card


Cold Test Setup – control software




- 30,000 FEHs required for CMS Outer Tracker Upgrade.
- Several test methods proposed for optical inspection and active testing.
- 28 hybrids with implemented failure modes were delivered by 2 vendors.
- Quality control was able to successfully detect the implemented flaws.
- Test methods are reliable.
- A prototype cold box is being constructed to conduct tests at low temperature.
- First tests at low temperature gave identical outcome as the room temperature ones.











Intro – 25 Module



momentum


Intro – PS Module



Amount of charge injected

The charge injection pads are routed on the adjacent layer to the wire bond pads. First order approximation as a parallel plate capacitor:

- Y hybrids: 20 μm spacing between the copper layers (dielectric constant ~2.9)
- Estimated capacitance w/o edge effect ~25 fF, max charge ~62.5 fC
- Estimated capacitance with edge effect ~32.7 fF, max charge ~81.75 fC
- Discharge time (from max voltage) ~8 ns
- Programmable pull-up: 10 bit steps over the range from -2.5 V to 2.5 V
- X hybrids: 15um spacing, w/o edge effect ~33.4 fF, with edge effect ~40.9 fF, max charge ~102.25 fC



Signal injection cycle

	Tek Stop M 400µs
	Zoom Factor: 1kX Zoom Position: 11.0μs
Trigger signal	
	Quick discharge
Injection line signal	
Signal	
	(1) $1.00 \vee$ (2) $1.00 \vee$ Ω
	Value Mean Min Max Std Dev
	2 Rise Time 8.736ns 7.995n 1.571n 13.63n 1.966n 2 Rise Time 8.736ns 7.995n 1.571n 13.63n 1.966n
	2 Fall Time 617.3ns 609.3n 572.5n 621.3n 10.79n 2 Frequency 265.6kHz 265.6k 265.7k 26.38 Z 400ns 10M points 2 1.38 V
	Record Delay Set Horiz, Line Company, Set Hori
	Mode AverageLength 10MDecay OnPosition

Timing of test methods

Time consumption of the active test methods:

- 0.1 s idle and peak current consumption
 - 0 s diagnosis of data interface together with clock and fast commands
- 5.8 s diagnosis of configuration registers
 - 0 s diagnosis of slow control interface (I²C)
- 31.1 s full calibration of analogue FE channels (biases tuning per ASIC and offsets trimming for each individual channel)
 - 0.8 s post calibration data taking (distribution of noise-driven hit counts per channel)
 - 2.4 s mapping of open analogue connections
 - 1.2 s mapping of shorted analogue connections

Testing time is completely dominated by operator's manual operations and cooling


Undetected opens in analogue channels

Y hybrid (0 S) analogue opens detection analysis:

Disconnected or grounded inputs found on top side of second CBC2: 147, 157, 171, 186, 197, 204, 210, 234, 246 (in total 9)

Implemented opens in TOP side of second chip: 144, 164, 157, 234, 246, 171, 197, 210 (8) Implemented shorts to GND: 147, 186, 204 (3)

NOT FOUND: 144, 164 (correspond to channels 18 and 38 of CBC 0x02) FOUND EXTRA: none




Signal injection cycle


Interconnect to ch. 18 of CBC 0x02

- The problem of 2 not found opens has been investigated.
- Both opens are implemented by a removal of via near wire bond pads.
- By design there is a coupling from an antenna pad and its interconnecting trace to the channel's trace
- With embedded antenna we cannot detect these type of failures in PS-MCK
- On 2CBC3 this area is routed differently

2CBC3 routing near wire bond pads:


- antenna is not segmented = no intermediate segment connection
- Input channel routing does not go around corresponding antenna pad





Interconnect to ch. 38 of CBC 0x02

Grounding of antenna pads after testing



Intro – 25 Module






Figure 3. CBC2 Analogue Front End

Interface card for the cold box



Intro – 25 Module



X PS-MCK hybrids - summary table of active tests.

Hybrid	Current consumption	Data links and config.	Analogue shorts detection	Analogue opens detection	OVERALL
ID	[AVG: 105.5mA / 151.5mA]	registers diagnosis	mutual, to GND, [+ additional]	Implemented, [+ additional]	RESULT
P.1	idle: OK, busy: OK	Links: OK, registers: OK	9/14, 4/6, [+ 0/0] too many missing shorts	9/11, [+ 53/0]	NEG.
P.3	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.4	idle: AVG + 5.59%, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 1/0]	POS.
P.5	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 8/0]	POS.
P.6	idle: OK, busy: OK	Links: OK, registers: OK	13/14, 6/6, [+ 0/0]	9/11, [+ 3/0]	POS.
P.7	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.8	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.9	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.10	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.11	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.12	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.13	idle: OK, busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.14	idle: OK, busy: OK	Links: OK, registers: OK	12/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
P.15	idle: AVG - 6.73%, busy: AVG - 12.67%	Fast data interface out of order	Fast data interface out of order	Fast data interface out of order	NEG.

NOTE:

- There were no additional shorts detected other than the implemented ones.
- There were many undesired opens in the analogue interconnections, assembly problems confirmed by X.
- *Two opens (always the same ones) cannot be detected due to the design issue.

Y PS MCK evaluation - connector

Y PS-MCK test summary table.

Hybrid	Current consumption	Data links and config. registers	Analogue shorts detection	Analogue opens detection	OVERALL
ID	[AVG: 105.4mA / 151.5mA]	diagnosis	mutual, to GND, [+ additional]	implemented [+additional]	RESULT
1.5 T	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
2. 5 C	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
3.1U	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
4.4A	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
5.4 P	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 1/0]	POS.
6. 4 J	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
7.0Q	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
8.4 C	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
9.7 W	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
10. 1 T	idle: OK busy: OK	4 R/W/T errors (I ² C) single retry	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
11. 1 R	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
12. 0 S	idle: OK busy: OK	12 R/W/T errors (I ² C) single retry	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
13.4 D	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.
14.4 F	idle: OK busy: OK	Links: OK, registers: OK	14/14, 6/6, [+ 0/0]	9/11, [+ 0/0]	POS.

NOTE:

- There were no additional shorts detected other than the implemented ones. All implemented shorts were found.
- *Two opens (always the same ones) cannot be detected due to the design issue.

