Development of Trigger and Readout Electronics for the ATLAS New Small Wheel Detector Upgrade

Xueye Hu

University of Michgan

on behalf of the ATLAS Muon Collaboration










General Picture: Muon Upgrades

- ATLAS has the world's biggest muon spectrometer and can measure muon pT with a resolution of 10% at 1 TeV
- Upgrades to the muon spectrometer are required to handle increased rates and fakes associated with HL-LHC luminosities $\sim 7 \times 10^{34} cm^{-2} s^{-1}$

Phase-1 Upgrade (2019~2020): New Small Wheel

 Phase-2 Upgrade (2024 ~ 2026): Replace Tracking and Trigger Readout Electronics



Small Wheel

CSC: Cathode Strip Chambers


- Multi-wire proportional chamber and segmented cathode strips *⊥* to wires
- Plane resolution ~ 60 µm → Used for tracking


MDT: Monitored Drift Tubes

 Tube resolution < 80 µm → Used for tracking

TGC: Thin Gap Chambers

- Fast Readout → Used for triggering
- Problems with the current spectrometer
 @ endcap
 - LV1 muon triggers rely on the BW TGC → most muons found at LV1 are fake (~90%)
 - Large hit rate expected at the HL-LHC → low MDT hit and track segment efficiencies










New Small Wheel

- Replace the present SW detector with a NSW detector for the Phase-I upgrade
 - Filter out fake tracks by reconstructing track vectors in the small wheel and match to vectors in the Big Wheel
 - Provide a segment measurement at NSW with an angular resolution of 1 mrad
 - Phase-2 Replace MDT+TGC with MM+sTGC that can work at 15 kHz/cm²







New Small Wheel Technologies


Micromesh Gaseous Detector, Micromegas (MM)


- Primary precision tracker
- Strips (~0.5mm pitch)
- Position resolution <100 µm</p>
- Redundant triggering

Small-strip Thin Gap Chamber

- Primary trigger detector (pads/strips)
- Combine pads, strips, wires (~3mm pitch)
- Angular resolution < 1 mrad (strips)
- Redundant position resolution (strips, wires)

~ 10 m






Readout channels:


- MM: ~ 2.1 M
- sTGC: 280k (strip) + 46k (pads) + 28k (wires) = 354k
- ~75 kW for frontend electronics





NSW- MM Technologies






FE Electronics

- Accurate charge & time measurement
- Group trigger
- Charge upto 250fC, negative
- Resolution < 0.5 fC at 200pF</p>





NSW- sTGC Technologies



FE Electronics

- IMHz/channel
- Fast processing
- DC or AC coupling
- Charge 50pC, linear to 2pC
- Recovery < 200 ns (<1µs at 50pC)

- Capacitance up to 2nF
- Resolution < 1fC at 200pF</p>
- Fast processing
- Signal tail suppression



Resistive

Cathode

Insulator (0.1 mm)



Current [µA]

0.35


0.25

0.15

0.1

NSW Trigger and Readout Electronics

NSW Electronics Trigger & DAQ dataflow




- 4 custom ASICs: VMM, ROC, TDS, ART
- 4 custom on-detector boards: L1DDC, ADDC, MM FEB, sTGC FEB
- 2 custom on-rim boards: Pad Trigger, Router, Rim-L1DDC 2 custom off-detector boards: sTGC trigger processor, MM trigger processor







Ia. ASICs VMM



- VMM provides amplification, shaping, peak height measurement and timing functionality
 - VMM1 (2012): 50 mm²
 - VMM2 (2014): 115 mm², >5M
 MOSFETs (>80k/ch.)
 - VMM3 (2015-16): 130 mm²,
 ~10M MOSFETs (>160k/ch.)
 - VMM3a (2017)






Channels	64
Polarity	positive/negative
Zin	50-75 ohm
Gain	0.5-16mV/Fc
Peaking Time	25-200ns
Shaper	Unipolar bipolar
TAC	60-650ns
Time Resolution	<1ns
Power	10mW/channel



Ib. ASICs ROC


- ROC(readout controller) responsible for the precision readout after L1A
 - Provide BC CLK to VMM, TDS, ART; RO CLK to VMM
 - Distribute control signals: L0A/VMMEN, Test Pulse, BCRs
 - Decode 8 VMM inputs (10b/8b)
 - Assemble and buffer VMM packets
 - L1 trigger processing
 - Encoder new packets
 - Serial output: 640/320/160/80Mpbs






Ic. ASICs TDS

- Trigger Data Serializer
 - Pad-TDS: send each pad firing status to pad trigger board
 - Strip-TDS: prepare strip trigger data, perform pad-strip matching and serialize the charge for strips in the ROI
 - Low and fixed latency needed (40 ns for pad-TDS and 75 ns for strip-TDS)
- Radiation tolerant
- 128 channels with individual programmable delay (pad-mode only)
- Final design review stage






Id. ASICs ART


ART (Address in Real Time)

- Aggregates address from 32
 VMMs and choses up to 8 hits to transmit
- VMM provides the address of first threshold-crossing strip in an event


Main Specifications:

- Programmable delay
- TTC/BCID counting
- Priority-based hit selection and data formatting





ART block diagram



ART Silicon Die



IIa. On-detector Board: FEBs

- Front-End board will be populated with VMM, TDS, ROC ASICs. Power will be provided by FEAST, slow control will be done by GBT-SCA (CERN developed ASICs)
- Two types of FEBs (pFEBs, sFEBs) for sTGC to readout wires, pads and strips. One unique type for Micromegas
- More than 5000 boards on NSW
- Layout is very challenging: need to handle large number of readout channels and deal with mixed signals (analog and fast digital up to 4.8Gbps)








IIb. On-detector Board: ADDC

ADDC: ART Data Driver Card

- Input from MMFE8
- Two ART ASICs with 2 GBTx, 1 VTTx
- Configuration is done by L1DDC










IIc. On-detector Board: L1DDC

L1DDC: L1 Data Driver Card


- Common readout for both sTGC and MM
- Aggregates and transmits L1 read from FEBs to FELIX
- MM-L1DDC configuration: Using a VTTX GBTX2 and GBTX3 cannot be configured via an RX fiber. A GBT-SCA must be added-can monitor power and temperature on MM-L1DDC
- sTGC-L1DDC configuration: Both GBTX can be configured by the IC channel of the GBT frame through VTRX. No GBT-SCA is needed – no monitoring
- A type of L1DDC on rim: configuration bridge and clock distribution for FEBs. sTGC Router and Pad Trigger board





IIIa. On-rim Board: Pad Trigger

Pad Trigger

- Receive pad firing information from all eight layers of Pad TDS
- Perform two 3-out-of-4 pad coincidences per BC to form pad trigger road (tag BCID and define strip band to be read out)
- Send up to 3 trigger candidates (Rol) per sector per BC to strip-TDS
- Send pad firing information after L1A for monitoring













IIIb. On-rim Board: Router


Baseline: Artix-7

Router

- Route active strip signals to trigger processor at USA15 and drop NULL packets
- Input: ~10 channels of TDS signals @4.8Gpbs
- Output: 4 channels of optical signal to sTGC Trigger Processor
- Low and fixed latency
- Radiation tolerant
- 256 routers/detector










TOP

BOT.

IVa. Off-detector Boards: Trigger Processor


Trigger Processor

- Implement de-serializing, decoding, distribution function, BC alignment
- Need robust, fast, FPGA-based algorithms for converting hits into high level objects (clusters & tracks)
- Ancillary functions: readout@L1A, monitoring, configuration...



sTGC Trigger Processor


- Receive strip data from Router (32 fibers * 4.8Gbps)
- Perform cluster centroid finding for both quadruplets and determine the segment pointing direction



IVb. Off-detector Boards: Trigger Processor

MM Trigger Processor

- Projective roads to IP (hit→slope)
- X-roads narrower, u-v (stereo) wider
- A segment is multi-layer coincidence within a slope road




d Mx Local Debcal

ATCA Mezzanine Card on SRS Platform

XXUV


XXUV



• MM & sTGC Trigger Processor board

- Implemented on FPGA-based ATCA Mezzanine Card
- 32 input fibers (MM/sTGC) @ 4.8Gbps
- 12 output fibers @ 6.4Gbps with 8b/10b encoder
- 1 ATCA carrier card hosts 2 Mezzanine cards (NSW sector)


Vertical Slice Integration Test








VS WEEK Test @ CERN



Integration Week #4


- pFEB/sFEB tested with Router
 VMM test pulse as signal source
- Charge, strip info was checked by router "decoder"

 Router tested with rim-L1DDC to check reference clock jitter performance



Radiation Tests for NSW Detector

NSW simulated radiation level







Radiation Tests for NSW Electronics


- NSW ASICs, Rim electronics has done several radiatic
- Router as an example
 - Repeater TID test
 - Time: 05/26/15 -- 05/30/15 @BNL
 - o Source: Co-60 γ
 - Total dose: up to 1Mrad
 - Artix-7 FPGA TID test
 - Time: 08/23/15 -- 08/29/15 @BNL
 - o Source: Co-60 γ
 - Total dose: up to ~500krad
 - Artix-7 FPGA SEE test
 - Time: 10/27/15 -- 10/31/15 @LANSCE
 - Time: 05/08/17 -- 05/12/17 @Demokritos

• LANSCE 2017 Sep. neutron beam test


- Clock fanout chip
- Router with fully functionality
- Flash chip
- TDS ASIC



Repeater board @ Co-60 source location



Router board @ LANSCE, 2015



Router board & DAQ system @ LANSCE, 2017

Summary and Outlook

- The NSW upgrade is necessary for ATLAS to improve the LV1 muon trigger and maintain precision tracking capability at high luminosity
- Separate trigger strategies for two sub-detector systems have been developed, taking into account substantial readout and geometry differences
- Advance development of trigger/readout electronics to achieve precise muon measurement requirement and Phase-I latency budget
- Vertical slice integration tests and radiation tests are ongoing to qualify NSW electronics system can survive in ATLAS in next 10-20 years
- Mass production will be launched soon!





Thanks!






BACK UP





VS WEEK Test (*a*) CERN 188




MM Trigger

 Complete MM trigger path connected 8 MMFE→2 ADDC→ MMTP (Eval. board) with fake tracks "fitted" by TP

Integration Week #3

sTGC Trigger

- SCA board with VMM & TDS chips
- 12 CHs TDS emulator *2 setups
- Routers V2 prototypes *2
- Router-TP communication
- UDP output for TP diagnostics



Radiation Tests at Demokritos





