




# Design and implementation of custom DMA controller for the ALICE-CRU, to optimize data transfer reducing the CPU utilization

Sanjoy Mukherjee\*, Jozsef Imrek, F. Costa, P.Boeschoten



## CRU (Common Readout Unit) and PCIE-DMA:


ALICE-CRU is FPGA based PCIE peripheral card which will be mounted on several FLP based servers of online-offline system (O2) to read out data of most of the ALICE sub-detectors.




## Potential challenge and solution:

During evaluation, the DMA performance was good enough in terms of **bandwidth utilization** but not in terms of **CPU utilization**.

Dedicated CPU to a single process hampers progress of others. The challenge is to **reduce the CPU utilization keeping the same performance**.




FW/SW handshaking logic in old software model



FW/SW handshaking logic in new software model

To reduce the high CPU utilization, a custom DMA controller has been designed to implement the superpage concept and optimize the handshaking logic in between software and firmware.

## Memory scheme of new software model:




## Firmware implementation:


Two versions of custom DMA controller represents two memory models:

- A. ALL LINKS ARE IN SAME SET OF SUPERPAGES.
- B. EACH LINK HAS DEDICATED SET OF SUPERPAGES.


### ALL LINKS ARE IN SAME SET OF SUPERPAGES:



### EACH LINK HAS DEDICATED SET OF SUPERPAGES:



## Difference in memory model:



## Result:

