



Contribution ID: 140

Type: Poster

The Quality Assurance Test of a VCSEL Driver ASIC for the ATLAS Liquid Argon Calorimeter Phase-I Upgrade

Tuesday 12 September 2017 17:15 (15 minutes)

A VCSEL driver ASIC, LOClD, has been designed for the ATLAS Liquid Argon Calorimeter Phase-I Upgrade. In total about 7000 chips have been produced and are in packaging process. We present the quality assurance test aiming at screening all functional chips before they are assembled into optical transmitter modules. A detailed test procedure is proposed. A dedicated test board has been designed and in fabrication. The test results will be present in the workshop and in the proceeding.

Summary

LOClD is a dual-channel vertical-cavity surface-emitting laser (VCSEL) driver ASIC designed for the optical data link to read out the ATLAS Liquid Argon Calorimeter. LOClD will be assembled in MTx, a dual-channel optical transmitter module and in MTRx, an optical transceiver module. In MTx each channel of LOClD operates at 5.12 Gbps. In MTRx, only one channel of LOClD operates at 4.8 Gbps and the other channel is not powered up. In total about 7000 LOClD chips have been produced and are in packaging process. In order to ensure the functionality of LOClD and save the production cost of MTx/MTRx, a quality assurance (QA) test will be conducted on each LOClD chip. Only the chips passing the QA test will be assembled in MTx or MTRx.

A detailed QA test procedure is proposed. The QA test includes an I2C configuration test, an eye mask test, the bias current range, and a bit-error-rate (BER) test. Firstly, for the I2C test, we use the I2C interface to read the internal registers of each chip after power-up and write the registers and read back the configuration registers. Secondly, a custom eye mask at 5.12 Gbps is used to screen the eye diagram of each the ASIC. The modulation current is set to an optimal value estimated from the prototypes. The power consumption will be recorded. Those chips with power consumption beyond three times of standard deviation away from the average value will be discarded. Thirdly, the minimum and maximum of the bias current of LOClD will be measured. Finally, about 1% of the chips from each wafer will be put in a BER test for 15 minutes.

A dedicated test board has been designed and is in fabrication process. Four channels of two chips will be tested at the same time with a single test board. Each chip is placed in a socket. The single-channel signal in a pattern of a pseudo-random binary sequence $2^{27}-1$ from a signal generator of a bit error rate tester will be fanned out to two chips under test. The output signals of each chip will be connected to differential probes of a high-speed real-time oscilloscope.

The QA test is planned in June and July of 2017. The test results will be presented in the workshop and in the proceeding.

Authors: Dr DENG, Binwei (Hubei Polytechnic University); Dr ZHAO, Xiandong (Southern Methodist University); LIU, Chonghan (Southern Methodist University); Dr GONG, Datao (Department of Physics, Southern Methodist University, Dallas, TX 75275, USA); GUO, Di (University of Science and Technology of China); Ms HE,

Huiqin (Shenzhen Polytechnic); HOU, Suen (Academia Sinica (TW)); LIU, Tiankuan (Southern Methodist University (US)); Dr SUN, Quan (Department of Physics, Southern Methodist University, Dallas, TX 75275, USA); WANG, Jian (Univ. of Sci. & Tech. of China); XIANG, annie (Southern Methodist University); Dr XIAO, Le (Department of Physics, Central China Normal University, Wuhan, Hubei 430079, P.R. China); Mr YANG, Dongxu (Department of Physics, Southern Methodist University, Dallas, TX 75275, USA); YE, Jingbo (Southern Methodist University, Department of Physics); Mr ZHOU, Wei (Department of Physics, Central China Normal University, Wuhan, Hubei 430079, P.R. China)

Presenter: LIU, Tiankuan (Southern Methodist University (US))

Session Classification: POSTER Session

Track Classification: Production, Testing and Reliability