

TWEPP Poster Session - UCSC, 13th September 2017

DEVELOPMENT OF THE NEW TRIGGER PROCESSOR BOARD FOR THE ATLAS LEVEL-1 ENDCAP MUON TRIGGER FOR RUN-3

ATLAS Muon Trigger System


With the current system, the trigger rate above a p_T threshold of 20 GeV would be an unacceptable rate (~ 28 kHz) of the Level-1 system at an instantaneous luminosity of $3 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$.

Introduce the new trigger



Expected performance

[Trigger and Data Acquisition System]


Our system is here!!



New Small Wheel (NSW) consists of small-strip TGC and MicroMegas detectors with high-rate tolerance and improved resolution.



Introducing NSW, which covers a wider range ($1.3 < |\eta| < 2.7$) than old Small Wheel ($1.0 < |\eta| < 1.9$), it is possible to **reduce the trigger rate in high eta regions.**



p_T distributions of offline reconstructed muons matched to a Level-1 triggers for a single muons with p_T above 20 GeV.

Introducing the NSW can **reduce low p_T muons trigger rate.**


28 kHz \rightarrow 13 kHz.

Timing, Trigger and Control (TTC) signals which contain the event ID, trigger, and control signals are provided from CTP to sub-detectors. Each detector can be synchronized using the TTC signals.


The level-1 endcap muon trigger will improve the rejection power of fake triggers by incorporating track vector information from NSW.

Trigger Processor (New Sector Logic)

- Calculate the muon p_T for each trigger sector and make trigger decision
- Send p_T and Region of Interest (ROI) information to MUCTPI



New Sector Logic firmware diagram



Trigger Decision


- BW dR-d ϕ coincidence
 - input data from BW-TGC wires and strips respectively
 - calculate p_T by taking R and ϕ coincidence
- BW-NSW coincidence
 - add R , ϕ and $d\theta$ from NSW
 - take $d\eta$ - $d\phi$ coincidence and calculate p_T

Readout Line


- Level-1 Buffer stores the received data and trigger decision information until trigger coming
- FIFO stores the data with trigger
- Zero-Suppress
- The readout data are sent to SROD by TCP/IP (SiTCP)
- SiTCP is the technology which connects to Xilinx FPGA to the Ethernet

TTC FAN-OUT BOARD


- Propagate TTC signals to each NSL
- Readout TTC signals at maximum rate of 100 kHz
- Busy control



TTC FAN-OUT BOARD firmware diagram




Brief diagram for the new read-out scheme



Flat Cable connectors to propagate TTC signals to each SL board Busy signals from SL boards


Software-based ReadOut Driver (SROD)

- SROD is implemented by multi process on PC
- Event Building
- Data Formatting
- Error Handling



S-LINK is a CERN specification for FIFO-like data-link which can be used to connect front-end to read-out at any stage in a data flow environment

Schematic diagram of SROD



Current Achievement

- Prototype of NSL and TTC FAN-OUT BOARD were made and its design was verified
- A beam test was done using CERN SPS Beam Facility and checked whole phase-1 system (NSL, TTC FAN-OUT BOARD and SROD) is working

Future Plan

- Test for actual setup which uses 12 NSL, 1 TTC FAN-OUT BOARD and 1 SROD will be performed.
- Connection test with MUCTPI will be performed
- Mass-production of NSL and TTC FAN-OUT BOARD in 2018