

Intel HPC environment for Silicon Design and Key Learnings

Shesha Krishnapura
Senior Principal Engineer
2009

Authors & Contributors:

Raju Nallapa, Doug Austin, Ananth Sankaranarayanan, Shaji Achuthan,
Vipul Lal, Ty Tang, Shesha Krishnapura, Elwood Coslett

Legal Disclaimer

- Performance tests and ratings are measured using specific computer systems and/or components and reflect the approximate performance of Intel products as measured by those tests. Any difference in system hardware or software design or configuration may affect actual performance. Buyers should consult other sources of information to evaluate the performance of systems or components they are considering purchasing. For more information on performance tests and on the performance of Intel products, reference www.intel.com/performance/resources/benchmark_limitations or call (U.S.) 1-800-628-8686 or 1-916-356-3104.
- This document is for informational purposes only. THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. Intel disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein.
- Intel, the Intel logo, and Xeon are trademarks of Intel Corporation in the U.S. and other countries.
- *Other names and brands may be claimed as the property of others.
- Copyright © 2009 Intel Corporation. All rights reserved.



Abstract

Silicon design technical complexity is increasing every year due to several new features and process technology shrinks. Additionally, the business drivers such as shorter product development time, reduced headcount, and lower cost is increasing pre-silicon verification, high degree of design automation, and global multi-site design teams. These two factors (technological and business) are astronomically increasing demand on computing and storage driving design computing to be engineered as an HPC environment.


This presentation will cover Intel HPC design compute environment, generational improvements, and realized value in the areas of compute clusters, very high large memory servers, optimal network, and parallel storage.



Intel Computing Environment and Computing Demand



Design Team Challenges



Intel Data Center Profile

- Intel has four major groups currently driving individual data center requirements (DOME):
 - (**D**esign) Design Computing: Support the chip design community and they have most of the servers within Intel
 - (**O**ffice) General Purpose: Supporting typical IT and customer services
 - (**M**anufacturing) FAB/ATM: Manufacturing computing supporting fabrication and assembly
 - (**E**nterprise) Enterprise applications supporting eBiz

80% of servers in Intel are in “D”
20% of servers are in “OME”



Design Computing Env Overview

- Classification by server type in “D” environment
 - 64,000 Servers running Linux
 - 55% Blades (Xeon 2S) – All multi-core servers are at 4GB-8GB per core
 - 40% 1U (Xeon 2S) – Multi-core servers are at 8GB per core
 - 5% Rest (Xeon MP) – 128GB to 1TB per server
- Classification by use model in “D” environment
 - Batch servers (70%)
 - Interactive & large memory batch servers (30%)
- High Performance Mega Data Centers:
 - Each data center has multiple modules design to handle over 500+ watts/SF
 - 6000 sq ft/ per module with ~3MW of useable power
 - 200 cabinets/racks per module
 - 15-22KW power allocation per rack (48-64 blades per rack)
 - Some data centers support 30KW (Up to 84 blades per rack)


Compute Demand Drivers inside Intel

- Pre-Silicon Design Computing
 - More than 100,000 simulation jobs per chip design each week for several quarters till tape-in
 - Small, Medium, Large memory workloads
 - Many chip designs in flight at a given time
 - Primarily CPU, and Physical Memory Bound – Lately Storage is of concern
- Tape-out Computing
 - 16,000 to 23,000 Optical Proximity Correction (OPC) jobs for each of the complex silicon layer
 - Small, Large, Very Large memory workloads
 - CPU, Network, and Storage Bound

Intel HPC Environment



HPC Solution Stack



HPC Capability and Target Use Roadmap

	2006	2007	2008	2009	2010
HPC Technology Areas	HPC-1 Optimize for 45nm, Support >=65nm	HPC-2 Optimize for 32nm, Support >=45nm		HPC-3 Target Additions Optimize for 22nm, Support >=32nm	
Batch Clustering Stability, Scalability, Features	Systems/Pool: 8.5K (1.3x)	11K (1.3x)		11K (1x)	
	Jobs/Pool: 20K+ (1.5x)	30K+ (1.5x)		60K+ (2x)	
	Scheduling: Preferential	Smart Class		Support for Virtualization	
Storage & Backup Scalability, Performance IO Throughput	IO Spec TP#: 5,120 (10x)* HVM IO TP# : 3,200+MBps Volume Size : 3.2TB (8x)	5,120 3,500+ MBps (1.1x) 6.4TB (2x)		14,080 (2.75x) 5,300+ MBps (1.5x) TBD	
	Single-Stream Perf*: 70MBps (1x)	160 MBps (2.3x)		240 MBps (1.5x)	
	HW/SW: Parallel-Storage-Gen1 [§]	Parallel-Storage-Gen2 [§]		Parallel-Storage/Open-Standard	
Network Scalability, Stability	Storage: 40Gbps (10x)	40Gbps (1x)		11x1x10Gbps (2.75x)	
	Master: 1Gbps (10x)	2x1Gbps (1x, Redundancy)		10Gbps (5x)	
	Slave: 100Mbps (1x)	100Mbps (1x)		100Mbps/1Gbps (1x/10x)	
Compute Optimized for Perf, Throughput, Capacity Power & DC Space	Large RAM: 512GB (4x) <small>(Based on Intel Architecture)</small> Perf. TP#: 1.6-5x	1TB (2x) <small>(Based on Intel Architecture)</small> 1.7x		TBD	
	Batch Node: 2S/ Dual-Core /16GB Perf. TP: 2.1x <small>(With Intel® Xeon® Processor 5150)</small>	2S/ Quad-Core /32GB 2.3x <small>(With Intel® Xeon® Processor E5450)</small>		2S/ Quad-Core /48GB 1.74x <small>(With Intel® Xeon® Processor X5570 – No HT)</small>	
OS New HW Feature Support, Scalability, Stability, Perf.	Enterprise Feature: Stable , Inter-System NUMA Support	Multi-Core Optimized		Virtualization Optimized	
License Servers Stability, Scalability	Platform: IA Based (3x over RISC)	Latest IA based solution		Latest IA based solution	
Apps Tuning Throughput	Tuning: CPU Prefetch (1.2x) Enablement: 512GB Support	SSE4		Hyper-Threading	


(10x)* = 10x Spec Limit improvement over prior gen. solution (5120 MBps vs. 512MBps);
 *Single-Stream Performance" is relevant for Backup & Vol. size; [§] Proprietary Software
 # TP – Throughput; HWA – Hardware Acceleration



HPC Demand & Benefits for Intel Tapeout

Intel Tapeout Computing Metrics


(pre-HPC vs. HPC environment Comparison)



EDA Performance Improvement with Intel® Xeon® Processor Generations



Intel® Architecture Performance Improvement for OPC



Intel internal measurements May 2007, November 2007, and February 2009.




Runtime Performance for OPC Application

Processor	OPC Jobs [§]	Runtime (HH:MM:SS)	Relative Throughput
64-bit Intel® Xeon® Processor with 1 MB L2 Cache (3.6 GHz)	2	10:40:12	1.00
64-bit Intel® Xeon® Processor with 2 MB L2 Cache (3.8 GHz)	2	07:58:31	1.34
Intel® Xeon® Processor 5160 (3.0 GHz)	4	03:34:39	2.98
Intel® Xeon® Processor X5472 (3.0 GHz)	8	01:37:58	6.53
Intel® Xeon® Processor X5570 (2.93 GHz)	8	00:56:11	11.39


[§] One OPC job per core.

Intel Xeon processor 5500 series offers Higher Density, Superior Performance, and Lower Power for OPC



Intel quad-core server solution shows OPC throughput advantages

Intel internal measurements May 2006, November 2006, November 2007, and February 2009.



Profile: Intel® Xeon® Processor 5500 Series

- Up to 13.14x improved performance over single-core processors for simulation workloads
- Up to 11.39x improved performance over single-core processors for OPC workloads
- Up to 13:1 server consolidation ratio for simulation workloads and 11:1 for OPC workloads



IT@Intel Brief
Intel Information Technology

Improving EDA Batch Application Performance

Intel® Xeon® processor 5500 series has demonstrated a substantial performance multiple versus comparable single-core processors in high-performance computing applications.

Dr. Howard Ho

Multi-core servers allow customers to run multiple applications simultaneously. Server consolidation can help reduce the number of servers required to run applications, resulting in lower power and cooling costs. Intel® Xeon® processor 5500 series provides a performance advantage for batch applications with up to 13.14x improved performance over single-core processors for simulation workloads.

Profile: Intel® Xeon® Processor 5500 Series

- Up to 13.14x improved performance over single-core processors for simulation workloads
- Up to 11.39x improved performance over single-core processors for OPC workloads
- Up to 13:1 server consolidation ratio for simulation workloads and 11:1 for OPC workloads

Figure 1 and Figure 2 show the performance improvement of Intel® Xeon® processor 5500 series compared to single-core processors. The performance improvement is measured by the number of servers required to run applications. The performance improvement is measured by the number of servers required to run applications. The performance improvement is measured by the number of servers required to run applications.




Figure 1. Servers based on Intel® Xeon® processor 5500 series improved Synopsys VCS® application performance for simulation.¹





Figure 2. Servers based on Intel® Xeon® processor 5500 series improved Synopsys Proton® application performance for optical proximity correction (OPC).²

IT@Intel



Intel® Architecture Performance Improvement for Simulation



Intel internal measurements May 2007, November 2007, and February 2009.



Runtime Performance for Simulation Application

Processor	Simultaneous Simulation Jobs	Runtime (HH:MM:SS)	Relative Throughput
64-bit Intel® Xeon® Processor with 1 MB L2 Cache (3.6 GHz)	2	93:51:07	1.00
64-bit Intel® Xeon® Processor with 2 MB L2 Cache (3.8 GHz)	2	72:23:11	1.30
Intel® Xeon® Processor 5160 (3.0 GHz)	4	26:26:16	3.55
Intel® Xeon® Processor X5472 (3.0 GHz)	8	15:20:01	6.12
Intel® Xeon® Processor X5570 (2.93 GHz) ^Δ	16	07:08:36	13.14

^Δ Tests run on Intel Xeon Processor X5570 series had Intel® Hyper-Threading Technology and Intel® Turbo Boost Technology enabled.

Mainstream Intel® Xeon® Processor 5500 Series Segments


	Basic	Standard	Advanced
CPU Frequency	2.0 GHz to 2.13 GHz	2.26 GHz to 2.53 GHz	2.66 GHz to 2.93 GHz
CPU Power	80 W	80 W	95 W
QPI	4.8 GT/S	5.86 GT/S	6.4 GT/S
CPU Cache Size	4 MB	8 MB	8 MB
Memory Speed	800 MHz	800/1066 MHz	800/1066/1333 MHz
Intel® Turbo Boost Technology	No	Yes	Yes
Intel® HT Technology	No	Yes	Yes

GT/S – Gigatransfers/Second; Intel® HT – Intel® Hyper-Threading Technology; QPI – Intel® QuickPath Interconnect




EDA Throughput and Total Cost of Ownership

- In tests with real Intel EDA workloads, we required fewer servers based on high-end processors to achieve the same performance. This resulted in fewer EDA application licenses; reduced data center power, space, and connectivity requirements; and substantially lower estimated TCO.



Server TCO

- The hardware platform accounts for a small proportion of server total cost of ownership (TCO). TCO calculations based on Intel® Xeon® processor X5570 (2.93 GHz).



Profile: Intel® Xeon® Processor 5500 Series



- High-end processors reduce server TCO by 42 percent compared to low-end processors
- High-end processors deliver up to 87 percent faster performance

IT@Intel Brief
Intel Information Technology

Selecting Server Processors to Reduce Total Cost

With the introduction of the Intel® Xeon® processor 5500 series-based platforms, the benefits we are seeing from our IT strategy to standardize on higher-end processors for our servers purchases is even more compelling and results in a significantly lower TCO.

— Dave Degan

Intel's standardizing on higher-end processors for our servers purchases is even more compelling and results in a significantly lower TCO.

Profile: Intel® Xeon® Processor 5500 Series

- High-end processors reduce server TCO by 42 percent compared to low-end processors
- High-end processors deliver up to 87 percent faster performance

Compared to the Intel® Xeon® processor 3200 series, the Intel® Xeon® processor 5500 series-based servers deliver up to 87 percent faster performance compared to the Intel® Xeon® processor 3200 series-based servers. This is due to the Intel® Xeon® processor 5500 series-based servers' higher performance per watt, which results in lower power and cooling costs. Additionally, the Intel® Xeon® processor 5500 series-based servers' higher performance per watt results in lower data center cooling costs. This is due to the Intel® Xeon® processor 5500 series-based servers' higher performance per watt, which results in lower power and cooling costs.

Our new system stack includes the Intel® Xeon® processor 5500 series-based servers, which deliver up to 87 percent faster performance compared to the Intel® Xeon® processor 3200 series-based servers. This is due to the Intel® Xeon® processor 5500 series-based servers' higher performance per watt, which results in lower power and cooling costs. Additionally, the Intel® Xeon® processor 5500 series-based servers' higher performance per watt results in lower data center cooling costs.




Figure 1. Electronic design automation (EDA) throughput and total cost of ownership (TCO).

IT@Intel



HPC-1 to HPC-2 Storage Performance

HPC-2 Generation Limit: ~**15K** OPC jobs accessing one Parallel-Storage

Category	Parallel-Storage-Gen1	Parallel-Storage-Gen2
Meta Data Server Load	~100%	~80%
Interactive Latency	Unacceptable	Acceptable (no impact)
Write (sec)	25.00	4.00 (6.25x)
Read (sec)	25.00	0.47 (53x)
File listing (sec)	17.00	0.7 (24x)
File removal (sec)	25.00	0.36 (69x)
Event: Storage Vol Offline	Yes	No

