



INTEL (VECTORIZATION AND ROOFLINE) ADVISOR

Intel Software and Services, 2017

Zakhar Matveev, PhD, Product architect

What's new in "2018" release

1. Compiler diagnostics + Performance Data + SIMD efficiency information

Modules exclusions, MKL

2. Guidance: detect problem and recommend how to fix it


Issue: Peeled/Remainder In... More

3. "Precise" Trip Counts & FLOPs. Roofline analysis.

Characterize your application.

Call Counts, MKL, Instruction count, Hier. Roofline

Roofline is now a product feature!



Value	Value	Percentage
0,847		>50,0%
3,666	0,345	79,2%
1,482	0,097	50,0%
0,768	0,125	79,2%
0,724	0,113	37,5%
1,529	0,125	79,2%

4. Loop-Carried Dependency Analysis

Overhead decreased

ID	Type	Status
P1	Parallel site informat...	Not a problem
P2	Read after write dependency	New
P3	Read after write dependency	New
P4	Write after write dependency	New
P5	Write after write dependency	New
P6	Write after read dependency	New
P7	Write after read dependency	New

5. Memory Access Patterns Analysis

Cache simulation (feature preview)

Site Name	Site Function	Site Info	Loop-Carried Dependencies	Strides Distribution	Access Pattern
loop_site_203	runRawLoops	runRawLoops.cxx:1063	RAW:1		No information available
loop_site_139	runRawLoops	runRawLoops.cxx:622			No information available
loop_site_160	runRawLoops	runRawLoops.cxx:925			

ID	Stride
P22	0; 0; 1

```
635     j2 = ( j  
636     p[1p][0]  
637     p[1p][1] += x[1j+1]  
638     i2 += e[(i2+32)];  
639     j2 += E[(j2+32)];
```


ID	Unit stride	runCRawLoops.cxx:638	lcal.exe
P23	0; 0		
P30	-1575; -63; -26; -25; -1; 0; 1; 25; 26; 63; 2164801	Variable stride	runCRawLoops.cxx:628

```
626     i1 e= 64-1;  
627     j1 e= 64-1;  
628     p[1p][2] += b[j1][i1];
```

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.



Advisor Survey: Focus + Characterize.

Focus and order vectorized loops

Function Call Sites and Loops	Vector Issues	Vectorized Loops			Instruction Set Analysis		
		Vect...	Efficiency	Gain...	VL ..	Traits	Data T.
[loop in s241_ at lo ...]		AVX	~97%	7,76x	8		Float32
[loop in s152s_ at lo ...]		AVX2	~96%	7,71x	8	FMA	Float32
[loop in s452_ at lo ...]	1 Data type conversions present	AVX2	~96%	7,71x	8	FMA; Type Con...	Float32
[loop in s413_ at lo ...]	1 Ineffective peeled/remainder ...	AVX2	~96%	7,69x	4; 8	FMA	Float32
[loop in s273_ at lo ...]	1 Possible inefficient memory a ...	AVX2	~96%	7,69x	8	FMA; Masked St...	Float32
[loop in s279_ at lo ...]	3 Possible inefficient memory a ...	AVX2	~95%	7,56x	8	Blends; FMA	Float32
[loop in s253_ at lo ...]	2 Possible inefficient memory a ...	AVX2	~91%	7,30x	8	Blends; FMA	Float32
[loop in s251_ at lo ...]		AVX2	~90%	7,23x	8	FMA	Float32
[loop in s271_ at lo ...]	2 Possible inefficient memory a ...	AVX2	~90%	7,16x	4; 8	FMA; Masked St...	Float32
[loop in vif_ at loop ...]	1 Possible inefficient memory a ...	AVX	~86%	6,90x	8	Blends	Float32
[loop in s274_ at lo ...]	1 Possible inefficient memory a ...	AVX2	~79%	6,29x	8	Blends; FMA; M...	Float32
[loop in SET2D at m ...]		AVX	~73%	5,81x	8		Float32
[loop in std::Fill<fl ...]		AVX	~73%	5,81x	8		Float32
[loop in SET2D at m ...]	1 Data type conversions present	AVX2	~66%	5,31x	8	Divisions; Type ...	Float32



- **Efficiency** – my performance thermometer
- **Recommendations** – get tip on how to improve performance
 - (also apply to scalar loops)

Source | Top Down | Loop Analytics | Loop Assembly | **Recommendations** | Compiler Diagnostic Details

Issue: Assumed dependency present

Issue: Ineffective peeled/remainder loop(s) present

All or some [source loop](#) iterations are not executing in the [loop body](#). Improve performance by moving sou

Recommendation: Add data padding

The [trip count](#) is not a multiple of [vector length](#). To fix: Do one of the following:

- Increase the size of objects and add iterations so the trip count is a multiple of vector length.
- Increase the size of static and automatic objects, and use a compiler option to add data padding

Windows* OS	Linux* OS
/Qopt-assume-safe-padding	-qopt-assume-safe-padding

Note: These compiler options apply only to Intel® Many Integrated Core Architecture (Intel® MIC Archi

When you use one of these compiler options, the compiler does not add any padding for static and aut application. To satisfy this assumption, you must increase the size of static and automatic objects in y

Optional: Specify the trip count, if it is not constant, using a [directive](#): `#pragma loop_count`

Read More:

- [qopt-assume-safe-padding](#), [Qopt-assume-safe-padding](#); [loop_count](#)

Optimization Notice

Data Dependencies – Tough Problem #1

Is it safe to force the compiler to vectorize?

or

```
DO I = 1, N
  A(I) = A(I-1) * B(I)
ENDDO
```

```
void scale(int *a, int *b)
{
  for (int i = 0; i < 1000; i++)
    b[i] = z * a[i];
}
```

Issue: Assumed dependency present

The compiler assumed there is an anti-dependency (Write after read – WAR) or true dependency (Read after write – RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.

① Enable vectorization

Potential performance gain: Information not available until Beta Update release

Confidence this recommendation applies to your code: Information not available until Beta Update release

The Correctness analysis shows there is no real dependency in the loop for the given workload. Tell the compiler it is safe to vectorize using the `restrict` keyword or a [directive](#).

ICL/ICC/ICPC Directive	IFORT Directive	Outcome
<code>#pragma simd</code> or <code>#pragma omp simd</code>	<code>!DIR\$ SIMD</code> or <code>!\$OMP SIMD</code>	Ignores all dependencies in the loop
<code>#pragma ivdep</code>	<code>!DIR\$ IVDEP</code>	Ignores only vector dependencies (which is safest)

Read More:

- [User and Reference Guide for the Intel C++ Compiler 15.0](#) > [Compiler Reference](#) > [Pragmas](#) > [Intel-specific Pragma Reference](#) >
 - `ivdep`
 - `omp simd`

Advisor Memory Access Pattern (MAP): know your access pattern

Unit-Stride access

```
for (i=0; i<N; i++)
  A[i] = C[i]*D[i]
```

Constant stride access

```
for (i=0; i<N; i++)
  point[i].x = x[i]
```

Variable stride access

```
for (i=0; i<N; i++)
  A[B[i]] = C[i]*D[i]
```

Site Location	Loop-Carried Dependencies	Strides Distribution	Access Pattern	Site Name
[loop in fPropagationSwap at lbpSUB.cpp:1247]	No information available	33% / 5% / 62%	Mixed strides	loop_site_60

blue color: fraction of unit stride accesses
 yellow: "fixed" stride accesses ratio
 red color: fraction of irregular (variable stride) accesses

ID	Stride	Type	Source	Site Name	Variable
P1	3	16% / 84% / 0%	Mixed strides		
<pre> 1246 #endif 1247 for (int m=1; m<=half; m++) { 1248 nextx = fCppMod(i + lbv[3*m] 1249 nexty = fCppMod(j + lbv[3*m+ 1250 nextz = fCppMod(k + lbv[3*m+ </pre>					
P11	0; 1				
P12	-289559; -274359; -14477; -13717; -13679; 723; 302519;				
<pre> 1251 ilnext = (nextx * Ymax + nex 1252 #ifndef SWAP_OVERLAP 1253 f\$swapPair (lbf[i]*lbsitelength + 1*lbsy. </pre>					


- 16%: percentage of memory instructions with unit stride or stride 0 accesses
 Unit stride (stride 1) = Instruction accesses memory that consistently changes by one element from iteration to iteration
 Stride 0 = Instruction accesses the same memory from iteration to iteration
- 84%: percentage of memory instructions with fixed or constant non-unit stride accesses
 Constant stride (stride N) = Instruction accesses memory by N elements from iteration to iteration
 Example: for the double floating point type, stride 4 means the memory address accessed by this instruction increased by 32 bytes, (4*sizeof(double)) with each iteration
- 0%: percentage of memory instructions with irregular (variable or random) stride accesses
 Irregular stride = Instruction accesses memory addresses that change by an unpredictable number of elements from iteration to iteration
 Typically observed for indirect indexed array accesses, for example, a[index[i]]
 - gather (irregular) accesses, detected for v(p)gather* instructions on AVX2 Instruction Set Architecture



AVX-512 PROFILING WITH INTEL ADVISOR

Intel® AVX-512 - Comparison

- KNL and future Intel® Xeon® processors share a large set of instructions
- But some sets are not identical
- Subsets are represented by individual feature flags (CPUID)




Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.




Advisor 2017: AVX-512 specific performance insights



- Native AVX-512 profiling on KNL
- Precise FLOPs and Mask Utilization profiler
- AVX-512 Advices and “Traits”
- And more..
 - Performance **Summary** for AVX-512 codes
 - AVX-512 Gather/Scatter Profiler
- No access to AVX-512 Hardware yet?
 - Explore AVX-512 code with `-axcode` flags and new Advisor Survey capability!



FLOPS And AVX-512 Mask Usage		Vectorized Loops			Instruction Set Analysis		
GFLOPS	AI	Mask Utilization	Vector...	Efficiency	Gain Estim...	VL (...)	Traits
2,080	0,1243	100,0%	AVX512	~100%	17,50x	16; 8	FMA; Mask Manipulations
0,856	0,0809	91,7%	AVX512	~100%	17,69x	16; 8	FMA; Mask Manipulations
0,455	0,1398	89,6%	AVX512	~100%	14,41x	16; 8	FMA; Mask Manipulations
0,234	0,1472	100,0%					Appr. Reciprocals(AVX-512ER); Expon...
0,148	0,1429						FMA
0,095	0,0722	40,1%					FMA; Square Roots; Type Conversions
0,091	0,0208						FMA
0,074	0,1429						FMA



General efficiency (FLOPS) vs. VPU-centric efficiency (Vector Efficiency)



Survey+FLOPs Report on AVX-512: FLOP/s, Bytes and AI, Masks and Efficiency

The screenshot displays the Intel Advisor 2021 interface for a Survey+FLOPs report. The top navigation bar includes 'Vectorization Workflow', 'Threading Workflow', and various filters like 'Elapsed time: 2,20s', 'Vectorized', 'Not Vectorized', and 'FILTER: All Modules'. The main table lists 'Function Call Sites and Loops' with columns for 'Total Time', 'Type', 'Vectorized Loops', and 'FLOPs And AVX-512 Mask Usage'. A detailed view for the loop 'Loop in fCalcInteraction_ShanChen_Boundary at lbpFORCE.cpp:188' is shown below, including 'Average Trip Counts: 1', 'Traits' (FMA, Mask Manipulations), 'Code Optimizations' (Compiler: Intel(R) C++ Intel(R) 64 Compiler for applications running on Intel(R) 64, Version: 16.0.2.181 Build 20160204, Compiler estimated gain: 4.85x), and 'Code Optimizations Applied By Compiler During Vectorization' (Masked Loop Vectorization, Unaligned Access in Vector Loop). A progress bar indicates '44% Vectorization Efficiency' and '3,53x Vectorization Gain'.


Function Call Sites and Loops	Total Time	Type	Vectorized Loops	Gain...	VL ..	Vector Issues	FLOPs And AVX-512 Mask Usage
			Vector I... Efficiency				GFLOPs AI Mask Utilization
[+] [loop in fCalcInteraction_Sh...	0,050s 20,8%	Vectorized (Rem...	AVX512 -44%	3,53x	8		0,847 0,097 50,0%
[+] [loop in fGetEquilibriumF at I...	0,050s 20,8%	Vectorized (Body...	AVX512 -36%	5,79x	16; 8	2 Ineffec...	3,666 0,345 79,2%
[+] [loop in fCalcInteraction_Sha...	0,030s	Vectorized (Remai...	AVX512 -44%	3,53x	8		1,482 0,097 50,0%
[+] [loop in fGetOneMassSite at I...	0,020s	Vectorized (Remai...	AVX512 -23%	1,84x	8	1 Ineffec...	0,768 0,125 79,2%
[+] [loop in fSiteFluidCollisionBG...	0,010s	Vectorized (Remai...	AVX512 -38%	3,05x	8	1 Ineffec...	0,724 0,113 37,5%
[+] [loop in fGetOneMassSite at I...	0,010s	Vectorized (Remai...	AVX512 -24%	1,94x	8	1 Ineffec...	1,529 0,125 79,2%

Optimization Notice

Why Mask Utilization Important?

```
for(i = 0; i <= MAX; i++)  
  c[i] = a[i] + b[i];
```

100%




Why Mask Utilization Important?

3 elements suppressed

SIMD Utilization = 5/8

62.5%




AVX-512 Mask Registers

8 Mask registers of size 64-bits

- k1-k7 can be used for predication
 - k0 can be used as a destination or source for mask manipulation operations

4 different mask granularities.
For instance, at 512b:

- Packed Integer Byte use mask bits [63:0]
 - VPADDB `zmm1 {k1}, zmm2, zmm3`
- Packed Integer Word use mask bits [31:0]
 - VPADDW `zmm1 {k1}, zmm2, zmm3`
- Packed IEEE FP32 and Integer Dword use mask bits [15:0]
 - VADDPS `zmm1 {k1}, zmm2, zmm3`
- Packed IEEE FP64 and Integer Qword use mask bits [7:0]
 - VADDPD `zmm1 {k1}, zmm2, zmm3`





		Vector Length		
		128	256	512
element size	Byte	16	32	64
	Word	8	16	32
	Dword/SP	4	8	16
	Qword/DP	2	4	8

Mask Utilization and FLOPS profiler

- Long-waiting in HPC: accurate HW independent FLOPs measurement tool
- Not just count FLOPs. Has following additions:
 - (AVX-512 only) Mask-aware. Masked-Memory/Unmasked-Compute pattern aware
 - Unique capability to correlate FLOPs with performance data (obtained without instrumentation). Gives FLOPs/s.
- Lightweight instrumentation, PIN-based, benefits from “threadchecker tools” and more generally Advisor framework integration.

Characterize and compare AVX-512 against AVX2 versions (on Xeon Phi)



Highlight “impactful” AVX-512 instructions.

Survey Static Analysis - AVX-512 “Traits”

Presence of remarkable
performance-impactful
(negative or positive impact)
instructions

Vectorization Advisor Trait and/or Recommendation	Theoretical Performance Impact Comments	Corresponding AVX-512 Instructions
Compress / Expand Trait and Recommendation	>> 4x speedup	v(p) expand* v(p) compress*
Gather / Scatter Trait	Up to 10x slower than contiguous memory access >2x faster than scalar	v(p) gather* v(p) scatter*
Conflict Detection		v(p) conflict*
Approximate Reciprocals/Reciprocal Sqrt; AVX-512ER	>10x faster than DIV/SQRT	<u>vrcp*</u> <u>vrtsqrt*</u> <u>vdiv*</u> <u>vsqrt*</u>
Exponent extraction Mantissa extraction Traits		<u>vgetexp*</u> <u>vgetmant*</u>
L1 (L2) Prefetch L1 (L2) Sparse prefetch Trait		<u>prefetchw*</u> <u>vscatterpf*</u> <u>vgatherpf*</u>

Highlight “impactful” AVX-512 instructions.

Survey Static Analysis - AVX-512 “Traits”

Function Call Sites and Loops		Instruction Set Analysis				Advanced
		Traits	Data T...	Num..	Vector Widths	Instruction Sets
[loop in s353_ at loop ...	FMA; Gathers; Mask Manipulations; Scatters	Float32...	16	512	AVX512F_512	
[loop in std::plus<flo ...		Float32...	2; 4; ...	256; [128; 256; ...	AVX; [AVX; AVX512F_...	Unrolled by 2; ...

Address	Line	Assembly	Total Time	%	Self Time	%	Traits
0x140054b58	6004	vfmadd231ps zmm12, k0, zmm5, zmm16					FMA
0x140054b5e	6005	vgatherdps zmm7, k6, zmmword ptr [r12+zmm6*4-0x4]					
0x140054b66	6005	vfmadd231ps zmm11, k0, zmm7, zmm16					
0x140054b6c	6006	vgatherdps zmm9, k2, zmmword ptr [r12+zmm8*4-0x4]					
0x140054b74	6006	vfmadd231ps zmm10, k0, zmm9, zmm16					
0x140054b7a	6006	vscatterdps zmmword ptr [rcx+zmm15*4+0x10], k3, zmm...					

Summarized Traits in **Survey Report**.

Simplify “performance-aware” reading of **Source and Assembly**

Function Call Sites and Loops		Self Time	Type	Instruction Set Analysis			
				Traits	Data Types	Vector Widths	Instruction Sets
[loop in Intel:CompilerDevSuite...		5,370s	Scalar				
[loop in Intel:CompilerDevSuite...		1,380s	Vectorized (Body)	Compress...	Float32; Int32; Uln...	512	AVX512F_512

Line	Source	Total Time	%	Loop Time	%	Traits
114	#pragma ivdep					
115	for (i=0; i<BUFF_SIZE; i++)	0,130s		1,380s		
116	{					
117	if (source[i] > 0)	0,710s				Mask Manipulations
118	{					
119	dest[j++] = source[i];	0,550s				Compresses
120	}					
121	}					

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
 *Other names and brands may be claimed as the property of others.



AVX-512 Also Benefit Scalar Code a lot...

Survey Static Analysis - AVX-512 “Traits”

Summary Survey Report Survey Source: lbpIO.cpp X Refinement Reports Annotation Report

Source Assembly Stack

File: lbpIO.cpp:206 flnputParameters

Line	Source	Traits
272	lbrigt = fStringToNumber <double> (value);	
273		
274	else if(issue.compare(0,14,"relax_mobility")==0)	
275	lbtmob = 1.0 / fStringToNumber <double> (value);	Appr. Reciprocals(AVX-512ER); Exponent extractions; FMA; Mantissa
276	else if(issue.compare(0,19,"relax_freq_mobility")==0)	
277	lbtmob = fStringToNumber <double> (value);	
Selected (Total Time):		

Module: sbe_o2_avx512_loopcount_28.exe!0x40e8a0

Address	Line	Assembly	Traits
0x414e92		Block 908:	
0x414e92	275	vmovsdq 0x3cdd1e(%rip), %xmm4	
0x414e9a	275	vgetmantsd \$0x0, %xmm1, %xmm1, %k0, %xmm5	Mantissa extractions
0x414ea1	275	vgetexpsdq 0x3cdd0d(%rip), %xmm2, %k0, %xmm2	Exponent extractions
0x414eab	275	vgetexpsd %xmm1, %xmm1, %k0, %xmm3	Exponent extractions
0x414eb1	275	vrcp28sd %xmm5, %xmm5, %k0, %xmm7	Appr. Reciprocals(AVX-512ER)
0x414eb7	275	vsubsd %xmm3, %xmm2, %xmm9	
0x414ebb	275	vmulsd %xmm6, %xmm7, %k0, %xmm8{rne-sae}	
0x414ec1	275	vfnmadd231sd %xmm5, %xmm7, %k0, %xmm4{rne-sae}	FMA

Optimization Notice

Gather/Scatter Analysis

Motivation

AVX-512 Gather/Scatter-based vectorization.

Much wider usage than before :

- Makes much more codes (profitably) vectorizable
- Gives good average performance, but often far from optimal.

Could be 2x faster than scalar mov

Could be 10x slower than vmovp*

Gather/Scatter Analysis

Advisor MAP detects gather “offset patterns”.

Stride	Operand Type
[0]	int;ubyte
[0]	float64;int

Details View

Gather (irregular) access


Operand Size (bits): 64
Operand Type: int*1
Instruction Width: 1
Memory access footprint: 8B

Gather details

Pattern #1: "Invariant"

Instruction gathers values from the same memory throughout the loop
Horizontal stride: 8
Vertical stride: N/A

Mask is constant
Mask: [00000101]
Mask is filled to 25.0%



Pattern #	Pattern Name	Horizontal Stride Value	Vertical Stride Value	Example of Corresponding Fix(es)
1	Invariant	0	0	OpenMP uniform clause, simd pragma/directive , refactoring
2	Uniform (horizontal invariant)	0	Arbitrary	OpenMP uniform clause, simd pragma/directive
3	Vertical Invariant	Constant	0	OpenMP private clause, simd pragma/directive
4	Unit	1 or -1	$ \text{Vertical Stride} = \text{Vector Length}$	OpenMP linear clause, simd pragma/directive
5	Constant	Constant = X	Constant = $X * \text{VectorLength}$	Subject for AoS -> SoA transformation

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.



Gather/scatter issue improvements

Compiler may generate gather/scatter instructions despite regular access pattern. In this case, performance can be improved by refactoring the code.

- Detecting regular patterns taking into account masking instructions
- Added new access pattern for gather profiling – Constant (Non-Unit Stride) with adjusted recommendation to transform AOS to SOA

Recommendation: Refactor code with detected regular stride access patterns Confidence: @Low

The Memory Access Patterns Report shows the following regular stride access(es):

Variable	Pattern
block 0x7f049a6ff010	Constant (non-unit)

See details in the Memory Access Patterns Report Source Details view.

To improve memory access: Refactor your code to alert the compiler to a regular stride access. Sometimes, it might be beneficial to use the `ipo/qipo` compiler option to enable interprocedural optimization (IPO) between files.

An array is the most common type of data structure containing a contiguous collection of data items that can be accessed by an ordinal index. You can organize this data as an array of structures (AoS) or as a structure of arrays (SoA). Detected constant stride might be the result of AoS implementation. While this organization is excellent for encapsulation, it can hinder effective vector processing. To fix:


Rewrite code to organize data using SoA instead of AoS.

However, the cost of rewriting code to organize data using SoA instead of AoS may outweigh the benefit. To fix: Use Intel SIMD Data Layout Templates (Intel SDLT), introduced in version 16.1 of the Intel compiler, to mitigate the cost. Intel SDLT is a C++11 template library that may reduce code rewrites to just a few lines.

AVX-512-specific performance trade-offs

Advisor AVX-512 Recommendations

Increasing Vector Register Size ->



Increase fraction of time spent in Remainders

Function Call Sites and Loops	🔥	Vector Issues	Self Time	Total Time	Type	Vectoriz
[-] 🔥 [loop in fCollisionBGKShanChenSom ...]	<input type="checkbox"/>	🔦 1 Ineffective peeled/remainder loop(s ...)	0,110s	0,110s	Vectorized (Remainder; [Body])	AVX512
[-] 🔥 [loop in fCollisionBGKShanChenSo ...]	<input type="checkbox"/>		0,110s	0,110s	Vectorized (Remainder)	AVX512
[-] 🔥 [loop in fCollisionBGKShanChenSo ...]	<input type="checkbox"/>		n/a	n/a	Vectorized (Body) [Not Executed]	AVX512
[-] 🔥 [loop in fGetFracSite at lbpGET.cpp:19 ...]	<input type="checkbox"/>	🔦 1 Ineffective peeled/remainder loop(s ...)	0,060s	0,060s	Vectorized (Peeled; Remainder; [Body])	AVX512
[-] 🔥 [loop in fGetFracSite at lbpGET.cpp ...]	<input type="checkbox"/>		0,040s	0,040s	Vectorized (Peeled)	AVX512
[-] 🔥 [loop in fGetFracSite at lbpGET.cpp ...]	<input type="checkbox"/>		0,020s	0,020s	Vectorized (Remainder)	AVX512
[-] 🔥 [loop in fGetFracSite at lbpGET.cpp ...]	<input type="checkbox"/>		n/a	n/a	Vectorized (Body) [Not Executed]	AVX512
[-] 🔥 [loop in fCalcInteraction_ShanChen a ...]	<input type="checkbox"/>	🔦 1 Ineffective peeled/remainder loop(s ...)	0,060s	0,060s	Vectorized (Remainder; [Body])	AVX512
[-] 🔥 [loop in fCalcInteraction_ShanChe ...]	<input type="checkbox"/>		0,060s	0,060s	Vectorized (Remainder)	AVX512
[-] 🔥 [loop in fCalcInteraction_ShanChe ...]	<input type="checkbox"/>		n/a	n/a	Vectorized (Body) [Not Executed]	AVX512
[+] 🔥 [loop in fGetOneMassSite at lbpGET.c ...]	<input type="checkbox"/>	🔦 1 Ineffective peeled/remainder loop(s ...)	0,050s	0,050s	Vectorized (Remainder; [Body])	AVX512
[+] 🔥 [loop in fGetTotMomentSite at lbp ...]	<input type="checkbox"/>	🔦 1 Ineffective peeled/remainder loo ...	0,040s	0,040s	Vectorized (Remainder)	AVX512
[+] 🔥 [loop in fGetOneDirecSpeedSite at lbp ...]	<input type="checkbox"/>	🔦 1 Ineffective peeled/remainder loop(s ...)	0,030s	0,030s	Vectorized (Remainder)	AVX512
[+] 🔥 [loop in fGetOneMassSite at lbpGET.c ...]	<input type="checkbox"/>	🔦 1 Ineffective peeled/remainder loop(s ...)	0,030s	0,030s	Vectorized (Remainder)	AVX512
[+] 🔥 [loop in fGetOneDirecSpeedSite at lbp ...]	<input type="checkbox"/>	🔦 1 Ineffective peeled/remainder loop(s ...)	0,020s	0,020s	Vectorized (Remainder)	AVX512

Optimization Notice

Ineffective masked remainder for AVX512 codes

- Compiler generates vector masked remainder due to the number of iterations (trip count) not being divisible by vector length. In case of executing a few iterations, it is ineffective comparing to scalar versions of the loop.
- Using AVX512 mask profiler and trip-counts data to prove the issue.

☑ Recommendation: Force scalar remainder generation Confidence: 🧐Low
The compiler generated a masked vectorized [remainder loop](#) that contains too few iterations for efficient vector processing. A scalar loop may be more beneficial. To fix: Force scalar remainder generation using a [directive](#): `#pragma simd novector` or `#pragma vector novector`.

Example: Force the compiler to not vectorize the remainder loop

```
void add_floats(float *a, float *b, float *c, float *d, float *e, int n)
{
    int i;
    #pragma simd novector
    for (i=0; i<n; i++)
    {
        a[i] = a[i] + b[i] + c[i] + d[i] + e[i];
    }
}
```

```
#pragma simd reduction(+:mean)
for(int j = 0; j < size; j++) {
    mean += data[order[j]] / N;
    data[order[j]] = 10.f / (j+1);
}
```

E.g. bad performance if $((\text{size}) \% (\text{loop_body_vl}) == 1)$, in case of float number it results in 12.5% mask bits utilization only, in addition leads to gathers, scatters...


Read More:

- [simd, vector](#)
- [Getting Started with Intel Compiler Pragmas and Directives](#) and [Vectorization Resources for Intel® Advisor Users](#)

Start Tuning for AVX-512 without AVX-512 hardware

Intel® Advisor - Vectorization Advisor “axcode feature”



Multipath Auto-/explicit vectorisation



Use **-ax** option when compiling to create multiple paths through code

Additional paths can be added by extending the /Qax option e.g. :
`/QaxSSE4.2,AVX,SSE3`
(Linux: `-axSSE4.2,AVX,SSE3`)

Viewing non-executed paths



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.



Start Tuning for AVX-512 without AVX-512 hardware

Intel® Advisor - Vectorization Advisor “axcode feature”

Use `-axCOMMON-AVX512 -xAVX` compiler flags to generate both code-paths

- AVX(2) code path (executed on Haswell and earlier processors)
- AVX-512 code path for newer hardware

Compare AVX and AVX-512 code characteristics with Intel Advisor

Loops	Self Time	Loop Type	Vectorized Loops				Instruction Set Analysis				Advanced	
			Vect...	Efficiency	Gain...	VL (...)	Compiler Es...	Traits	Data T...	Vector W...	Instruction Sets	Vectorization D...
[loop in s352_at loopstl.cpp:5939]	0,641s	Vectorized (Body)	AVX2	~54%	2,15x	4	2,15x	FMA; Inserts	Float32	128	AVX; FMA	
[loop in s352_at loopstl.cpp:5939]	n/a	Remainder [Not Executed]				4		FMA				
[loop in s352_at loopstl.cpp:5939]	0,641s	Vectorized (Body)	AVX2			4	2,15x	Inserts; FMA				
[loop in s352_at loopstl.cpp:5939]	n/a	Vectorized (Body) [Not Executed]	AVX512			16	3,20x	Gathers; FMA				
[loop in s352_at loopstl.cpp:5939]	n/a	Vectorized (Remainder) [Not Executed]	AVX512			16	2,70x	Gathers; FMA				
[loop in s125_ ASomp\$parallel_for@...]	0,496s	Vectorized Versions	AVX2	~100%	13,54x	8	<13,54x	FMA; NT-stores				
[loop in s125_ ASomp\$parallel_for@...]	n/a	Peeled [Not Executed]				8		FMA				
[loop in s125_ ASomp\$parallel_for@...]	n/a	Remainder [Not Executed]				8		FMA				
[loop in s125_ ASomp\$parallel_for@...]	0,465s	Vectorized (Body)	AVX2			8	13,54x					
[loop in s125_ ZSomp\$parallel_for@...]	n/a	Vectorized (Peeled) [Not Executed]	AVX512			16	6,77x	FMA				
[loop in s125_ ZSomp\$parallel_for@...]	n/a	Vectorized (Body) [Not Executed]	AVX512			32	30,61x	NT-stores				
[loop in s125_ ZSomp\$parallel_for@...]	n/a	Vectorized (Remainder) [Not Executed]	AVX512			16	9,78x	FMA				

Inserts (AVX2) vs. Gathers (AVX-512)

Speed-up estimate: 13.5x (AVX2) vs. 30.6x (AVX-512)




ROOFLINE PERFORMANCE MODEL

AUTOMATION

From “Old HPC principle” to modern performance model

“Old” HPC principles:



1. “Balance” principle (e.g. Kung 1986) – hw and software parameters altogether
2. “intensity”, “machine balance” - (FLOP/byte or Byte/FLOP ratio for algorithm or hardware). E.g. Kennedy, Carr: 1988, 1994: “Improving the Ratio of Memory operations to Floating-Point Operations in Loops “.



More research catalyzed by memory wall

- 2008, Berkeley: generalized into Roofline Performance Model. Williams, Waterman, Patterson. “Roofline: an insightful visual performance model for multicore”
- 2014: “Cache-aware Roofline model: ” Ilic, Pratas, Sousa. INESC-ID/IST, Technical Uni of Lisbon.

Roofline Performance Model




Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
 *Other names and brands may be claimed as the property of others.



Density, Intensity, Machine balance

$$\text{Arithmetic Intensity} = \frac{\text{Total Flops computed}}{\text{Total Bytes transferred}}$$



OI

$$\text{Arithmetic Operational Intensity} = \frac{\text{Total Flops computed}}{\text{Total Bytes transferred between DRAM (MCDRAM) and LLC}}$$

Implemented in 2017 Update 1

AI


$$\text{Arithmetic Intensity} = \frac{\text{Total Flops computed}}{\text{Total Bytes transferred between CPU and "memory"}}$$

WIP


$$\text{Arithmetic Intensity} = \frac{\text{Total Intops+Flops computed}}{\text{Total Bytes transferred between CPU and "memory"}}$$

Optimization Notice


Roofline model: Am I bound by VPU/CPU or by Memory?



What makes loops
A, B, C different?



Old approach – pen and paper



Run STREAM

Run DGEMM

Read the source, count FP ops, loads&stores

4 loads

51 adds

27 muls

1 store

```

for(int by=HALF_LENGTH; bz<n3; bz+=n3_Tblock)
  for(int by2=HALF_LENGTH; by<n2; by+=n2_Tblock)
    for(int bx<n1; bx+=n1_Tblock) {
      float* ptr_prev_base = ptr_prev_base + iz*nln2 + iy*n1 + bx;
      float* ptr_next_base = ptr_next_base + iz*nln2 + iy*n1 + bx;
      float* vel = ptr_vel_base + iz*nln2 + iy*n1 + bx;
      for(int ix=0; ix<ixEnd; ix++) {
        value = 0.0;
        += prev[ix]*coeff[0];
        int ir=1; ir<=HALF_LENGTH; ir++) {
          value += coeff[ir] * (prev[ix + ir] + prev[ix - ir]);
          value += coeff[ir] * (prev[ix + ir*n1] + prev[ix - ir*n1]);
          value += coeff[ir] * (prev[ix + ir*n1*n2] + prev[ix - ir*n1*n2]);
        }
        next[ix] = 2.0f* prev[ix] - next[ix] + value*vel[ix];
      }
    }
  }
}
    
```

“3D stencil performance evaluation and auto-tuning on multi and many-core computers”, C.Andreolli et.al.


Cumbersome – but people still did it!



Roofline Automation in Intel® Advisor 2017

Each Roof (slope)
Gives peak CPU/Memory throughput
of your **PLATFORM** (benchmarked)

Each Dot
represents loop or function in
YOUR APPLICATION (profiled)




Automatic and integrated – first class citizen in Intel® Advisor

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.



Roofline in Intel® Advisor



Automatic and integrated – first class citizen in Intel® Advisor

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.



Find Effective Optimization Strategies

Intel Advisor: Cache-aware roofline analysis

Roofs Show Platform Limits


- Memory, cache & compute limits

Dots Are Loops

- Bigger, red dots take more time so optimization has a bigger impact
- Dots farther from a roof have more room for improvement

Higher Dot = Higher GFLOPs/sec

- Optimization moves dots up
- Algorithmic changes move dots horizontally



Which loops should we optimize?

- A and G have the biggest impact & biggest gap
- B has room to improve, but will have less impact
- E and H are perfectly optimized already

[Roofline tutorial video](#)

Advisor Roofline: under the hood

Roofline application profile:

Axis Y: **FLOP/S** = #FLOP (mask aware) / #Seconds

Axis X: **AI** = #FLOP / #Bytes

Seconds

User-mode **sampling**


Root access not needed

Roofs

Microbenchmarks

Actual peak for the current configuration

Performance = Flops/seconds



#FLOP

Binary **Instrumentation**

Does not rely on CPU counters

Bytes

Binary **Instrumentation**



Counts operands size (not cachelines)

Optimization Notice




Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.

Getting Roofline data in Intel® Advisor



Run Roofline [?]

▶ Collect  

1. Survey Target [?]



▶ Collect   

1.1 Find Trip Counts and FLOPS [?]

▶ Collect  

Trip Counts

FLOPS

FLOP/S = #FLOP/Seconds	Seconds	#FLOP - Mask Utilization - #Bytes
Step 1: Survey <ul style="list-style-type: none">- Non intrusive. <i>Representative</i>- Output: Seconds (+much more)		
Step 2: Trip counts+FLOPS <ul style="list-style-type: none">- Precise, instrumentation based- Physically count Num-Instructions- Output: #FLOP, #Bytes		




ROOFLINE PERFORMANCE MODEL: *FLAVORS AND INTERPRETATION*

Find Effective Optimization Strategies

Intel Advisor: Cache-aware roofline analysis

Roofline Performance Insights

- Highlights poor performing loops
- Shows performance “headroom” for each loop
 - Which can be improved
 - Which are worth improving
- Shows likely causes of bottlenecks
- Suggests next optimization steps



Classical Roofline Model

$$AI = \# \text{ FLOPS} / \text{BYTES (DRAM} \rightarrow)$$

Bytes out of a level in memory hierarchy are measured in AI

AI depends on problem size

AI is platform dependent

AI depends on cache reuse

Cache-Aware Roofline Model

$$AI = \# \text{ FLOPS} / \# \text{ BYTES (} \rightarrow \text{ CPU)}$$


Bytes into the cpu from all levels in memory hierarchy are measured in AI

AI is independent of problem size

AI is independent of platform


AI is constant for an algorithm

CARM vs. ORM Roofline flavors



1. Low A_i , "Stream-like" application. Assume it's well vectorized
 - No cache reuse
 - DRAM bandwidth bound
 - DRAM $A_i = L1 A_i$
2. Implement L2 cache optimization
 - L2 Cache is fully reused, GFLOPS increase
 - C-A roofline rises up to the L2 bandwidth limit
 - C_i roofline moves to the right because we are doing less loads from DRAM.
3. Implement L1 cache optimization
 - See 2.
 - By chance, C_i roofline seems bound by the scalar add peak


Example 2: Compute Bound Application



1. High AI “particle - like” application.
 - No cache reuse again
 - Compute bound but not using vectorization/FMA/both VPU
2. Implement vectorization
 - Since we are not touching memory, the AI in both C-A and CI roofline does not change
 - We are fully utilizing VPUs
→ FLOPS increases
3. Implement FMA use

[1] S. Williams et al. *CACM* (2009), crd.lbl.gov/departments/computer-science/PAR/research/roofline


Is My Application Bound by a Memory Bandwidth or a Compute Peak?



Often it's a combination of the two

- Applications in **area 1** are purely memory bandwidth bound
- Applications in **area 3** are purely compute bound
- In **area 2** we need more information

Ask Yourself “Why am I Here?” and “Where am I going?”




Usually, it is more complicated...

You won't be on any ceiling. Or if you are, it is kind of coincidence.

BUT - asking the questions
“why am I not on a higher ceiling?”
and “what should I do to reach it?”
is always productive.

Perform the right optimization for your region

Roofline: characterization regions



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.




Interpreting Roofline Data

Final Limits

(assuming perfect optimization)


Long-term ROI, optimization strategy



Current Limits

(what are my current bottlenecks)

Next step, optimization tactics



Optimization Notice


Copyright © 2015, Intel Corporation. All rights reserved.
 *Other names and brands may be claimed as the property of others.





ROOFLINE PERFORMANCE MODEL: *CASE STUDIES*

PIC (PICADOR) plasma simulation use case




**Surmin, Meyerov, Gonoskov,
NN State University & Institute of Applied Physics, Nizhny Novgorod**

Optimization Notice


Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.



XGC1 is a PIC Code for Tokamak (Edge) Fusion Plasmas (Koskela et al, LBNL, NERSC)




XGC1 Simulation of edge turbulence in the DIII-D tokamak



Unstructured field-aligned mesh in a poloidal domain

XGC1: Effect of Optimizations on 1st Order B Interpolation



GFLOPs increase, AI decreases

→ Data alignment should be next optimization target

- **Single KNL quadcache node 1 rank, 64 threads.**
- **Data collected with Advisor survey + tripcounts**
- **Inner loops over blocks of particles added**
 - Scalar function
 - vectorized loops
- **Most time-consuming loops above DRAM bandwidth limit**

Total time: 3.5s → 2.1s
Peak GFLOPS: 4.0 → 16.0

Roofline Analysis to Tune an MRI Image Reconstruction Benchmark


The 514.pomriq SPEC ACCEL Benchmark

An MRI image reconstruction kernel described in Stone et al. (2008). MRI image reconstruction is a conversion from sampled radio responses to magnetic field gradients. The sample coordinates are in the space of magnetic field gradients, or K-space.

The algorithm examines a large set of input, representing the intended MRI scanning trajectory and the points that will be sampled.

The input to 514.pomriq consists of one file containing the number of K-space values, the number of X-space values, and then the list of K-space coordinates, X-space coordinates, and Phi-field complex values for the K-space samples.

Hot loop is vectorized




Intel Advisor summary view

1 vectorized loop that we spend 98.8% of our time in

Need more information to see if we can get more performance

What is our performance?

Relative to peak system performance




Our hot loop is below the MCDRAM roof

Potential memory bottleneck

Get detailed Advice from intel[®] Advisor

Intel[®] Advisor
code analytics



Issue: Possible inefficient memory access patterns present

Inefficient memory access patterns may result in significant vector code execution slowdown or block automatic vectorization by the compiler. Improve performance by investigating.

Recommendation: Confirm inefficient memory access patterns

Confidence: Need More Data

There is no confirmation inefficient memory access patterns are present. To confirm: Run a [Memory Access Patterns analysis](#).

Recommendations – need more information,
confirm inefficient memory access

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.

*Other names and brands may be claimed as the property of others.





Irregular access patterns decreases performance!



Gather profiling

Run Memory Access Pattern Analysis (MAP)


2.2 Check Memory Access Patterns ²


▶ Collect  

💧 -- Nothing to analyze --

  0%:percentage of memory instructions with unit stride or stride 0 accesses



Unit stride (stride 1) = Instruction accesses memory that consistently changes by one element from iteration to iteration

 Uniform stride (stride 0) = Instruction accesses the same memory from iteration to iteration

 50%: percentage of memory instructions with fixed or constant non-unit stride accesses


Constant stride (stride N) = Instruction accesses memory that consistently changes by N elements from iteration to iteration

Example: for the double floating point type, stride 4 means the memory address accessed by this instruction increased by 32 bytes, (4*sizeof(double)) with each iteration

  50%: percentage of memory instructions with irregular (variable or random) stride accesses

Irregular stride = Instruction accesses memory addresses that change by an unpredictable number of elements from iteration to iteration


Typically observed for indirect indexed array accesses, for example, a[index[i]]

 - gather (irregular) accesses, detected for v(p)gather* instructions on AVX2 Instruction Set Architecture

Irregular access patterns

Bad for vectorization performance

Details View

 Gather (irregular) access

Operand Size (bits): 32

Operand Type: bit*16;float32*16

Vector Length: 16

Memory access footprint: 3MB

▼ Gather/scatter details

Pattern: "Constant (non-unit)"

Instruction accesses values with constant offset from the base:

- stride within instruction = X
- stride between iterations = X*vector length

Horizontal stride (bytes): 16

Vertical stride (bytes): 256

Mask is constant

Mask: [1111111111111111]

Active elements in the mask: 100.0%

▼ Variable references

Names: block 0x7f0045867010 allocated at main.c:99

Hint: use the Intel Advisor details!

Specific recommendation for your application

Issue: Inefficient gather/scatter instructions present

The compiler assumes indirect or irregular stride access to data used for vector operations. Improve memory access by alerting the compiler to detected regular stride access patterns, such as:

Pattern	Description
Invariant	The instruction accesses values in the same memory throughout the loop.
Uniform (Horizontal Invariant)	The instruction accesses values in the same memory within the vector iteration.
Vertical Invariant	The instruction accesses the memory locations using the same offset across all vector iterations.
Unit	The instruction accesses values in contiguous memory throughout the loop, and the stride between vector iterations = vector length.

🔗 Recommendation: Refactor code with detected regular stride access patterns

The Memory Access Patterns Report shows the following regular stride access(es):

Confidence: 📉 Low

Optimization Notice

Remove gather instructions

step #1 – use newer version of the intel compiler can recognize the access pattern

Gathers replacement is performed by the “Gather to Shuffle/Permutates” compiler transformation

Removed gathers


Increased GFLOPS (from 266.42 to 342.67)

Optimization Notice



Remove gather instructions

step #1 – newer version of the intel compiler can recognize the access pattern



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.



Remove gather instructions

step #2 - Use structure of arrays instead of array of structures T

```
struct kValues {  
    float Kx;  
    float Ky;  
    float Kz;  
    float PhiMag;  
};
```

```
SDLT_PRIMITIVE(kValues, Kx, Ky, Kz, PhiMag)
```

```
sdt::soa1d_container<kValues> inputKValues(numK);  
auto kValues = inputKValues.access();
```

```
for (k = 0; k < numK; k++) {  
    kValues [k].Kx() = kx[k];  
    kValues [k].Ky() = ky[k];  
    kValues [k].Kz() = kz[k];  
    kValues [k].PhiMag() = phiMag[k];  
}
```

```
auto kVals = inputKValues.const_access();  
#pragma omp simd private(expArg, cosArg, sinArg) reduction(+:QrSum, QiSum)  
for (indexK = 0; indexK < numK; indexK++) {  
    expArg = PIx2 * (kVals[indexK].Kx() * x[indexX] +  
    kVals[indexK].Ky() * y[indexX] +  
    kVals[indexK].Kz() * z[indexX]);  
  
    cosArg = cosf(expArg);  
    sinArg = sinf(expArg);  
  
    float phi = kVals[indexK].PhiMag();  
    QrSum += phi * cosArg;  
    QiSum += phi * sinArg;  
}
```

This is a classic
vectorization efficiency
strategy

But it can yield poorly
designed code


Intel® SIMD Data Layout Templates
makes this transformation easy and
painless!

Optimization Notice

Remove gather instructions

step #2 - Transform code using the Intel® SIMD Data Layout Templates

The loop is no longer red. This means it takes less time now



Has more GFLOPS, putting it close to the L2 roof

The total performance improvement is almost 3x for the kernel and 50% for the entire application.

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.





ROOFLINE PERFORMANCE MODEL: *HOW-TOS*

Roofline access and how-to

command line example

```
> source advixe-vars.sh
```

```
> advixe-cl --collect survey --project-dir ./your_project --  
<your-executable-with-parameters>
```

```
> advixe-cl --collect tripcounts -flops-and-masks --project-dir  
./your_project -- <your-executable-with-parameters>
```

```
> advixe-gui ./your_project
```

FLOP/S =
#FLOP/Seconds

1st pass
Obtain "Seconds"
1.1x overhead

2nd pass
Obtain #FLOP count:
3x-5x overhead

Launch GUI

MPI example (slurm)

1st step:

```
srun -n <num-of-ranks> -c <num_of_cores_per_rank> advixe-cl -v -collect  
survey -project-dir=<same_dir_name> -data-limit=0 <your_executable>
```

2nd step:

```
srun -n <num-of-ranks> -c <num_of_cores_per_rank> advixe-cl -v -collect  
tripcounts -flops-and-masks -project-dir=<same_dir_name> -data-limit=0  
<your_executable>
```


Observe slower Survey analysis or “finalization”?

(1.5x analysis slow-down or more)

Change default call stacks processing mode (*especially for Fortran*)

```
advixe-cl -collect survey -stackwalk-mode=online -no-stack-stitching
```

Disable system modules and non-interesting modules processing:

```
advixe-cl -collect survey -module-filter-mode=include -module-filter=foo.so
```

Observe slow tripcounts/FLOP analysis ??

(> 8x slower than native and more)

Consider combinations:

1. FLOPS **only**, no TripCounts:

advixe-cl -collect tripcounts -flops-and-masks **-no-trip-counts**


2. no FLOPS , TripCounts **only**, (->No Roofline):

advixe-cl -collect tripcounts

3. FLOPS **and** TripCounts :

advixe-cl -collect tripcounts -flops-and-masks

Roofline GUI access and how-to: GUI




1) **“Run Roofline”**: most automated way.

2) You can also use **two separate runs**:

1. Survey
2. TripCounts (remember to switch **FLOPS** ON)

3) **Batch Mode**


Roofline Chart



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.

Use Vectorization and Roofline views together




Optimization Notice




Observe slower Survey analysis or “finalization”?

(1.5x slower than native run and more)

Configuration via GUI:



Hierarchical (top-down) Roofline: new in 2018 release



```
export ADVIXE_EXPERIMENTAL=roofline_ex
```

Hierarchical Roofline (based on stacks w/ FLOPS)

```
> source advixe-vars.sh
```

```
> export ADVIXE_EXPERIMENTAL=roofline_ex
```

```
> advixe-cl --collect survey --project-dir ./your_project -- <your-executable-with-parameters>
```

```
> advixe-cl --collect tripcounts -flops-and-masks -callstack-flops --project-dir  
./your_project -- <your-executable-with-parameters>
```

```
> export ADVIXE_EXPERIMENTAL=roofline_ex
```

```
> advixe-gui ./your_project
```

2nd pass
Obtain #FLOP count:
>>5x overhead

OpenLAB location of Advisor 2017 Update 3

Update 3:

`/oplashare/sw/Intel/advisor_2017_update`
accessible from openlab machines

Also consider installing advisor on your local laptop. Just copy `advisor*.tar.gz` from `/oplashare/sw/Intel/advisor_2017_update/` to your laptop, unpack, run `advixe-genvars.sh`

You'll need to point `$INTEL_LICENSE_FILE` to license server in openlab

BACK-UP

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved.
*Other names and brands may be claimed as the property of others.



Why Do We Need the Roofline Model?

Need a sense of absolute performance when optimizing applications

- How do I know if my performance is good?
- Why am I not getting peak performance of the platform?

Many potential optimization directions

- How do I know which one to apply?
- What is the limiting factor in my app's performance?
- How do I know when to stop?