

INTEL (VECTORIZATION AND ROOFLINE) Advisor

Intel Software and Services, 2017

Zakhar Matveev, PhD, Product architect

5 Steps to Efficient Vectorization and Memory utilization: Intel Advisor 2017



Optimization Notice

What's new in "2018" release



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

3

Advisor Survey: **Focus + Characterize.**

Focus and order vectorized loops

Function Call Sites and	• (Vector	ized Loops		\gg	Instruction Set An	alysis
Loops		Vector Issues	Vect	Efficiency 🔻	Gain	VL	Traits	Data T.
+ 🖱 [loop in s241_ at lo			AVX	~97%	7,76x	8		Float32
± 🖞 [loop in s152s_ at lo			AVX2	~96%	7,71x	8	FMA	Float32
± 🖸 [loop in s452_ at lo		Data type conversions present	AVX2	~96%	7,71x	8	FMA; Type Con	Float32
± 🖸 [loop in s413_ at lo		♀ 1 Ineffective peeled/remainder	AVX2	~96%	7,69x	4; 8	FMA	Float32
± 🖸 [loop in s273_ at lo		Possible inefficient memory a	AVX2	~96%	7,69x	8	FMA; Masked St	Float32
+ 🖱 [loop in s279_ at lo		Possible inefficient memory a	AVX2	~95%	7,56x	8	Blends; FMA	Float32
± 🖱 [loop in s253_ at lo		Possible inefficient memory a	AVX2	~91%	7,30x	8	Blends; FMA	Float32
+ 🖱 [loop in s251_ at lo		-	AVX2	~90%	7,23x	8	FMA	Float32
± 🖱 [loop in s271_ at lo		Possible inefficient memory a	AVX2	~90%	7,16x	4; 8	FMA; Masked St	Float32
+ 🖱 [loop in vif_ at loop		I Possible inefficient memory a	AVX	~86%	6,90x	8	Blends	Float32
+ 🖱 [loop in s274_ at lo		Possible inefficient memory a	AVX2	~79%	6,29x	8	Blends; FMA; M	Float32
± 🖞 [loop in SET2D at m			AVX	~73%	5,81x	8		Float32
± [™] [loop in std::_Fill <fl< td=""><td></td><td></td><td>AVX</td><td>~73%</td><td>5,81x</td><td>8</td><td></td><td>Float32</td></fl<>			AVX	~73%	5,81x	8		Float32
± 🖱 [loop in SET2D at m		Data type conversions present	AVX2	~66%	5,31x	8	Divisions; Type	Float32
	^-							

Issue: Assumed dependency present

Issue: Ineffective peeled/remainder loop(s) present

All or some source loop iterations are not executing in the loop body. Improve performance by moving sour

Recommendation: Add data padding

The trip count is not a multiple of vector length. To fix: Do one of the following:

- . Increase the size of objects and add iterations so the trip count is a multiple of vector length.
- Increase the size of static and automatic objects, and use a compiler option to add data padding

Windows* OS	Linux* OS
/Qopt-assume-safe-padding	-qopt-assume-safe-padding

Note: These compiler options apply only to Intel® Many Integrated Core Architecture (Intel® MIC Archi

When you use one of these compiler options, the compiler does not add any padding for static and aut application. To satisfy this assumption, you must increase the size of static and automatic objects in y

Optional: Specify the trip count, if it is not constant, using a <u>directive</u>: #pragma loop_count Read More:

<u>qopt-assume-safe-padding</u>, <u>Qopt-assume-safe-padding</u>; <u>loop_count</u>

Optimization Notice

😃 Vectorized 🕓	Not Vectorized
----------------	----------------

- Efficiency my performance thermometer
- **Recommendations** get tip on how to improve performance
 - (also apply to scalar loops)



Data Dependencies – Tough Problem #1

Is it safe to force the compiler to vectorize?

DO	I = 1,	N		
	A(I) =	A(I-1)	*	B(I)
ENI	DDO			



Issue:	Issue: Assumed dependency present								
The loop	The compiler assumed there is an anti-dependency (Write after read – WAR) or true dependency (Read after write – RAW) in the loop. Improve performance by investigating the assumption and handling accordingly.								
\bigcirc	Enable vectorization Potential performance gain: Information not available until Beta Update release Confidence this recommendation applies to your code: Information not available until Beta Update release								
	The Correctness analysis shows there is no real dependency in the loop for the given workload. Tell the compiler it is safe to vectorize using the restrict keyword or a <u>directive</u> .								
	to rectorize using the restrict heyne	<u></u> .							
	ICL/ICC/ICPC Directive	IFORT Directive	Outcome						
	ICL/ICC/ICPC Directive #pragma simd or #pragma omp simd	IFORT Directive	Outcome Ignores all dependencies in the loop						
	ICL/ICC/ICPC Directive #pragma simd or #pragma omp simd #pragma ivdep	IFORT Directive IDIR\$ SIMD or I\$OMP SIMD IDIR\$ IVDEP	Outcome Ignores all dependencies in the loop Ignores only vector dependencies (which is safest)						
	ICL/ICC/ICPC Directive #pragma simd or #pragma omp simd #pragma ivdep Read More: • User and Reference Guide for the	IFORT Directive IDIR\$ SIMD or !\$OMP SIMD IDIR\$ IVDEP Intel C++ Compiler 15.0 > 0	Outcome Ignores all dependencies in the loop Ignores only vector dependencies (which is safest) Compiler Reference > Pragmas > Intel-specific						
	ICL/ICC/ICPC Directive #pragma simd or #pragma omp simd #pragma ivdep Read More: • User and Reference Guide for the Pragma Reference >	IFORT Directive IDIR\$ SIMD or !\$OMP SIMD IDIR\$ IVDEP Intel C++ Compiler 15.0 > 0	Outcome Ignores all dependencies in the loop Ignores only vector dependencies (which is safest) Compiler Reference > Pragmas > Intel-specific						
	ICL/ICC/ICPC Directive #pragma simd or #pragma omp simd #pragma ivdep Read More: • User and Reference Guide for the Pragma Reference > • o ivdep	IFORT Directive IDIR\$ SIMD or !\$OMP SIMD IDIR\$ IVDEP Intel C++ Compiler 15.0 > (Outcome Ignores all dependencies in the loop Ignores only vector dependencies (which is safest) Compiler Reference > Pragmas > Intel-specific						

Optimization Notice

Advisor Memory Access Pattern (MAP): know your access pattern

Unit-Stride access

for (i=0; i<N; i++)
A[i] = C[i]*D[i]</pre>

Constant stride access

for (i=0; i<N; i++)
point[i].x = x[i]</pre>

Variable stride access

for (i=0; i<N; i++)
A[B[i]] = C[i]*D[i]</pre>

Site Locat	ion		Loop-Carried Depe	endencies St	trides Di	stribution	Access Patt	ern Si	te Name	
[loop in fP	PropagationSwa	ap at IbpSUB.cpp:1247]	No information ava	ilable	33% <mark>/</mark>	5% / 62%	Mixed strid	es lo	op_site_60	
			blue color: fraction of unit accesses	yell stride "fixe acc	ow: ed" stride esses ratio	red colo fraction	or: 1 of irregular (var	iable stride)	accesses	
Memory /	Access Patterns	Report Dependencie								
ID 🕲	Stride			Туре		Source	Sit	e Name	Variable	
■P1 🛛 🐱				16% / 84	%/0%	Mixe	ed strides			
1246 1247 1248 1249 1250	#endir	<pre>for (int m=1; m< nextx = fCppMc nexty = fCppMc nextz = fCppMc</pre>	=half; m++) { d(i + lbv[3*m] d(j + lbv[3*m+ d(k + lbv[3*m+			Unit stride by one el Stride 0 = 84%: perce stride acce	e (stride 1) = ement from Instruction entage of m esses	Instruct iteratio accesses iemory in	tion access n to iterati s the same nstructions	ses memory that consistently changes ion e memory from iteration to iteration s with fixed or constant non-unit
■P11 ■ ■P12 ■ 1251 1252 1252	0; 1 -289559; -27 #ifndef SWA	4359; -14477; -13717; - ilnext = (next P_OVERLAP	13679; 723; 302519; x * Ymax + nex		**) ##	Constant by N elem Example: address a with each 0%: per	stride (strid nents from i for the doul ccessed by i iteration centage of i	e N) = In teration ble floati this instr memory	istruction to iteration ing point t uction inc	accesses memory n ype, stride 4 means the memory reased by 32 bytes, (4*sizeof(double)) ns with irregular (variable or random)
1233	ISwapPair	. (IDI [II IDSITCHE	ngen + 1°168y.			stride a Irregular s unpredict Typically	ccesses stride = Instr able numbe observed fo	ruction a er of eler or indirec	nccesses m ments from t indexed a	emory addresses that change by an n iteration to iteration array accesses, for example, a[index[i]]

- gather (irregular) accesses, detected for v(p)gather* instructions on AVX2 Instruction Set Architecture

Optimization Notice



AVX-512 PROFILING WITH INTEL ADVISOR

Intel® AVX-512 - Comparison

- KNL and future Intel[®] Xeon[®] processors share a large set of instructions
- But some sets are not identical
- Subsets are represented by individual feature flags (CPUID)



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.

Intel[®] microarchitecture code name ...

Advisor 2017: **AVX-512** specific performance insights



new Advisor Survey capability!



Instruction Mix Summary

Optimization Notice

General efficiency (*FLOPS*) vs. VPU-centric efficiency (Vector Efficiency)

Function Call Sites and		Total Times	Turne	Vectorized	d Loops		\gg	Vector	FLOPS And AVX-512 Mask	Usage	
Loops		Total Time	Туре	Vector I	Efficiency	Gain	VL	lssues	GFLOPS	AI	Mask Utilization
±0 [loop in fCalcInteraction_Sh		0,050s 20,8%	Vectorized (Rem.	AVX512	44%	3,53x	8		0,847	0,097	50,0%
± ⁽⁵] [loop in fGetEquilibriumF at I		0,050s 20,8%	Vectorized (Body;	AVX512	~36%	5,79x	16; 8	2 Ineffec .	3,666	0,345	79,2%
	- 4		ectorized (Remai	AVX512	<u>44</u> %	3,53x	8		1,482	0,097	50,0%
High vector		iciency	/ectorized (Remai	AVX512	23%	1,84x	8	🕈 1 Ineffec .	0,768	0,125	79,2%
LOW FLOPS			/ectorized (Remai	AVX512	~38%	3,05x	8	1 Ineffec .	0,724 📖	0,113	37,5% 🔲
LOWILOFS			/ectorized (Remai	AVX512	~24%	1,94x	8	ጰ 1 Ineffec	1,529	0,125	79,2%
				\geq			\leq				
Function Call Sites and		Tetel Times	T	Vectorize	d Loops		2	Vector	FLOPS And AVX-512 Mask	c Usage	Ŕ
	0										
— — Loops		rotal fille +	туре	Vector I	Efficiency	Gain	VL	Issues	GFLOPS	Al	Mask Utilization
⊡ — Loops ⊞ ⁽¹⁾ [loop in fCalcInteraction_Sha		0,050s 20,8%	Vectorized (Remai.	Vector I AVX512	Efficiency	Gain 3,53x	VL 8	Issues	GFLOPS 0,847	AI 0,097	Mask Utilization
Loops [loop in fCalcInteraction_Sha [± ⁽⁵⁾ [loop in fGetEquilibriumF at I		0,050s 20,8% 0,050s 20,8%	Vectorized (Remai. Vectorized (Body; .	Vector I AVX512 AVX512	Efficiency 44% ~36%	Gain 3,53x 5,79x	VL 8 16; 8	Issues 2 Ineffec .	GFLOPS 0,847	AI 0,097 0,345	Mask Utilization 50,0%
± [©] [loop in fCalcInteraction_Sha ± [©] [loop in fGetEquilibriumF at I		0,050s 20,8% 0,050s 20,8%	Vectorized (Remai. Vectorized (Body; . Vectorized (Remai.	Vector I AVX512 AVX512 AVX512	Efficiency <u>44%</u> ~ <u>36%</u> <u>44%</u>	Gain 3,53x 5,79x 3,53x	VL 8 16; 8 8	Issues 2 Ineffec.	GFLOPS 0,847	Al 0,097 0,345 0,097	Mask Utilization 50,0% 79,2% 50,0%
Loops Ioop in fCalcInteraction_Sha ⊡ [loop in fGetEquilibriumF at I Low Vector E	- - -	0,050s 20,8% 0,050s 20,8%	Vectorized (Remai. Vectorized (Body; . Vectorized (Remai. /ectorized (Remai.	Vector I AVX512 AVX512 AVX512 AVX512	Efficiency 44% ~36% 44% 23%	Gain 3,53x 5,79x 3,53x 1,84x	VL 8 16; 8 8 8	2 Ineffec .	GFLOPS 0,847 3,666 1,482	Al 0,097 0,345 0,097 0,125	Mask Utilization 50,0% 79,2% 50,0% 79,2%
Ecops E [™] [loop in fCalcInteraction_Sha E [™] [loop in fGetEquilibriumF at I Low Vector E High ELOPS	ff	0,050s 20,8% 0,050s 20,8%	Vectorized (Remai. Vectorized (Body; . /ectorized (Remai. /ectorized (Remai. /ectorized (Remai.	Vector I AVX512 AVX512 AVX512 AVX512 AVX512	Efficiency <u>44%</u> ~ <u>36%</u> <u>44%</u> <u>23%</u> ~ <u>38%</u>	Gain 3,53x 5,79x 3,53x 1,84x 3,05x	VL 8 16; 8 8 8 8	2 Ineffec. 1 Ineffec.	GFLOPS 0,847 3,666 1,482 0,768	Al 0,097 0,345 0,097 0,125 0,113	Mask Utilization 50,0% 79,2% 50,0% 79,2% 37,5%

Optimization Notice

Survey+FLOPs Report on AVX-512: FLOP/s, Bytes and AI, Masks and Efficiency

Vectorization Threading	Elapsed time: 2,20s 🎇 👩 Vectorized 🗿 Not Vectorized		▼ All	Threads 👻	OFF	Smart Mod	le ^o Q
Workflow Workflow	🌳 Summary 🛭 😂 Survey & Roofline 🛛 🎓 Refinement Reports						INTEL ADVISOR 201
OFF Batch mode	7 Function Call Sites and	Vectorized Loops	>	Vector	FLOPS And AVX-512 M	ask Usage	>
	Loops	Vector I Efficiency Gai	n VL	Issues	GFLOPS	AI	Mask Utilization
Roofline NEW!	Ξ □ 0,050s 20,8% Ve	ctorized (Rem AVX512 44% 3,5	3x 8		0,847	0,097	50,0%
▶ Collect	EO [loop in fGetEquilibriumF at I 0,050s 20,8%] Ve	ctorized (Body; AVX512 ~36% 5,7	9x 16; 8	2 Ineffec .	3,666	0,345	79,2%
- concer	HO [loop in fCalcInteraction_Sha 0,030s Ve	ctorized (Remai AVX512 44% 3,5	3x 8	0.11	1,482	0,097	50,0%
1. Survey Target	Cloop in fGetOneMassSite at L O,020s Ve	ctorized (Remai AVX512 2370 1,8 storized (Remai AVX512 2370 2.0	1x 8	1 Ineffec.	0,768	0,125	79,2%
in our roy ranget	TO Iloop in fGetOpeMassSite at I 0,010s	ctorized (Remai AVX512 ~24% 19	ix o Ix 8	1 Ineffec	1 529	0,115	79.2%
Collect 🕅 🖿 📃				• Theree.		0,125	>
4.4 Find Trip Counts and ELODS				_			
1.1 Find Trip Counts and FLOPS	Source Top Down Code Analytics Assembly & Recommendat	ions Viny No Vectorization?					
Collect 🖿 📃	Loop in fCalcInteraction_ShanChen_Boundary at	Average Trip Counts: 1	$\overline{\mathbf{r}}$	GFL	OPS: 0.8474		$\overline{\bigcirc}$
Mark Loops for Deeper Analysis	Ibpr Once.opp.roo			AVX-	512 Mask Usage	: 50	
Select loops in the Survey Report	(5	Traite	0				
for Dependencies and/or Memory	∪ 0,050s	ITalis	G	Instru	uction Mix		0
Access Patterns analysis.	Vectorized (Remainder) Total time			Memor	v:7 Compute:6 (Other: 4 Nu	mber of Vector
mere are no manea loopo	AV/X2: AV/X5125 512 0.050a	FMA		Regist	ers: 7		
2.1 Check Dependencies	Instruction Set Self time	Mask Manipulations					
	► Memory 41% (7)	Code Ontimizations	6				
Collect	► Compute 35% (6)	Code Optimizations	e	/			
🗅 Nothing to analyze	Other 24% (4) Instruction Mix Summary	Compiler: Intel(R) C++ Intel(R) 64 Compiler for applic running on Intel(R) 64,	ations				
2.2 Check Memory Access Pat	,	Version: 16.0.2.181 Build 20160204					
		Compiler estimated gain: 4,85x					
	2.52 🕤						
 Nothing to analyze 	44% Vectorization Efficiency Vectorization Gain	Code Optimizations Applied By Compiler During Vectorization: • Masked Loop Vectorization • Unaligned Access in Vector Loop					

Optimization Notice

Why Mask Utilization Important?









Why Mask Utilization Important?

3 elements suppressed





AVX-512 Mask Registers

8 Mask registers of size 64-bits

- k1-k7 can be used for predication
 - k0 can be used as a destination or source for mask manipulation operations

4 different mask granularities. For instance, at 512b:

- Packed Integer Byte use mask bits [63:0]
 - VPADDB zmm1 {k1}, zmm2, zmm3
- Packed Integer Word use mask bits [31:0]
 - VPADDW zmm1 {k1}, zmm2, zmm3
- Packed IEEE FP32 and Integer Dword use mask bits [15:0]
 - VADDPS zmm1 {k1}, zmm2, zmm3
- Packed IEEE FP64 and Integer Qword use mask bits [7:0]
 - VADDPD zmm1 {k1}, zmm2, zmm3



		v	Vector Length	า
		128	256	512
	Byte	16	32	64
	Word	8	16	32
element	Dw ord/SP	4	8	16
size	Qw ord/DP	2	4	8



Optimization Notice

Mask Utilization and FLOPS profiler

- Long-waiting in HPC: accurate HW independent FLOPs measurement tool
- Not just count FLOPs. Has following additions:
 - (AVX-512 only) Mask-aware. Masked-Memory/Unmasked-Compute pattern aware
 - Unique capability to correlate FLOPs with performance data (obtained without instrumentation). Gives FLOPs/s.
- Lightweight instrumentation, PIN-based, benefits from "threadchecker tools" and more generally Advisor framework integration.

Characterize and compare AVX-512 against AVX2 versions (on Xeon Phi)

I	Program metrics Elapsed Time 21,27s				
IL	Vector Instruction Set:	AVX, AVX2		Number of CPU	J Threads: 1
	Soop metrics				
	Total CPU time		21,22s		100,0%
	Time in 4 vecto	rized loops	1,63s	7,7%	
	Time in scalar o	ode	19,59s		92,3%
\odot	Top time-consumir	ng loops ◎			
	Loop		Source Location	Self Time®	Total Time®
#1	の <u>fGetSpeedShanChe</u>	<u>nSite</u>	IbpGET.cpp:438	3,4842s	3,4842s
#2	⑤ <u>fCalcInteraction</u> Sh	<u>anChen</u>	IbpFORCE.cpp:168	1,6622s	1,6622s
	<u>fGetAllMassSite</u>		IbpGET.cpp:70	1,4812s	1,4812s
#4	6 fGetEquilibriumF		IbpSUB.cpp:895	1,4503s	1,4503s
	(5) <u>fGetAllMassSite</u>		IbpGET.cpp:70	1,3670s	1,3670s
۲	Collection details				
\odot	Platform informati	on			
	Frequency:	1,20 GHz			
	Logical CPU Count:	288			
	Operating System:	Linux			

ົ	Program metrics Elapsed Time: 17,10s Vector Instruction Set:	AVX, AVX2, AV	Number of CPU	Number of CPU Threads: 1		
	Coop metrics					
	Total CPU time		17,04s		100,0%	
	Time in 15 vecto	orized loops	3,41s	20,0%		
	Time in scalar c	ode	13,63s		80,0%	
•	Top time-consumin	g loops [®]				
	Loop		Source Location	Self Time®	Total Time®	
#1	(5 fGetSpeedShanCher	nSite	IbpGET.cpp:438	3,4515s	3,4515s	
	(5) fPropagationSwap		IbpSUB.cpp:1455	1,2689s	2,4790s	
#3	5 fCalcInteraction Sha	anChen	IbpFORCE.cpp:160	1,1266s	1,1266s	
	<u>fSiteFluidCollisionB</u>	<u>GK</u>	IbpBGK.cpp:31	1,1122s	1,1122s	
#5	6 fGetEquilibriumF		IbpSUB.cpp:895	0,9597s	0,9597s	
۵	Collection details					
\odot	Platform information	on				
	Frequency:	1,20 GHz				
	Logical CPU Count:	288				
	Operating System:	Linux				

Optimization Notice

Highlight "impactful" AVX-512 instructions. **Survey** Static Analysis - AVX-512 **"Traits"**

Presence of remarkable

performance-impactful

(negative or positive impact)

instructions

Vectorization Advisor	Theoretical	Corresponding AVX-
Trait and/or	Performance Impact	512 Instructions
Recommendation	Comments	
Compress / Expand Trait	>> 4x speedup	v(p)expand*
and Recommendation		v(p)compress*
Gather / Scatter Trait	Up to 10x slower than	v(p)gather*
	contiguous memory	v(p)scatter*
	access	
	>2x faster than scalar	
Conflict Detection		v(p)conflict*
Approximate	>10x faster than	vrcp*
Reciprocals/Reciprocal	DIV/SQRT	vrcsqrt*
SQRT; AVX-512ER		vdiv*
		vsgrt*
Exponent extraction		vgetexp*
Mantissa extraction		vgetmant*
Traits		
L1 (L2) Prefetch		prefetchw*
L1 (L2) Sparse prefetch		vscatterpf*
Trait		vgatherpf*

Optimization Notice

Highlight "impactful" AVX-512 instructions. **Survey** Static Analysis - AVX-512 **"Traits"**

Fund	ction Call Sites and	Instruction Set Analysis						≪		»							
Loop	ps	Traits	Data T	Num	Vector Width	ns Instructi	ruction Sets		Advanced								
🖉 [loop in s353_ at loop FMA; Gathers; Mask Manipulations; Scatters Float32 16 512 A						AVX512	F_512		Summarized Traits in Survey					Survey Re	Report.		
() 🖰	oop in std::plus <flo< td=""><td></td><td>Float32</td><td>2; 4;</td><td>256; [128; 256</td><td>5; AVX; [A</td><td>VX; AV)</td><td>X512F</td><td>Unrolled</td><td>l by 2;</td><td colspan="6"></td></flo<>		Float32	2; 4;	256; [128; 256	5; AVX; [A	VX; AV)	X512F	Unrolled	l by 2;							
	Simplify "performance-aware" reading of											eading of					
Sourc	ource Top Down Loop Analytics Loop Assembly & Recommendations Compiler Diagnostic Details Source and Assembly																
lodu																	
	Address Lin	Assembly Total Time % Self						Self Tim	e %	Trai	ts						
	0x140054b58 600	vfmadd231ps zmm12, k0, zmm5, zm	m16							ENAA							
	0x140054b5e 600	vgatherdps zmm7, k6, zmmword pt	r [r12+z	mm6*4-0	x4] Euncti	on Call Sites a	and Lo	nns	Self Timew Two		Type	Instruction Set Analysis					
	0x140054b66 600	vfmadd231ps zmm11, k0, zmm7, zm	m16		- arrea	on can once i			50111		1)20	Traits	Data Types	Vector Widths	Instruction Sets		
	0x140054b6c 600	vgatherdps zmm9, k2, zmmword pt	r [r12+z	mm8*4-0)x4] 🔟 🖱 [lo	oop in Intel::0	Compile	erDevSuit .	5,3	370s 🛛	Scalar						
	0x140054b74 600	vfmadd231ps zmm10, k0, zmm9, zm	m16		🛛 🖱 [k	oop in Intel:	Compil	erDevSu.	1,3	80s I	Vectorized (Body)	Compress	Float32; Int32; Uln	512	AVX512F_512		
0x140054b7a 6006 vscatterdps zmmword ptr [rcx+zmm15*4+0x10], k3, zm									1								
	Source Top Down Coop Analytics Loop Assembly Recommendations Compiler Diagnostic Details																

le: DataCompress.cpp:115 Intel::CompilerDevSuite::DataCompress::RunCCode

Line	Sou	irce	Total Time	%	Loop Time	%	Traits
114	#pragma ivdep						
115		F_SIZE; i++)	0,130s		1,380s		
116	{						
117	if (source	:[i] > 0)	0,710s	I .			Mask Manipulations
118	{						
119	dest[j+	+] = source[i];	0,550s	I			Compresses
120	}						
121	}						

Optimization Notice

AVX-512 Also Benefit Scalar Code a lot... Survey Static Analysis - AVX-512 "Traits"

😤 Sum	😤 Summary 🗯 Survey Report 🛯 😼 Survey Source: lbp10.cpp 🗙 🧈 Refinement Reports 🔹 Annotation Report											
Sourc	Source Assembly Stack											
File: lb	File: lbp10.cpp:206 f1nputParameters											
Line		Source	Traits									
272		lbrigdt = fStringToNumber <double> (value);</double>										
273												
274	e	else if(issue.compare(0,14,"relax_mobility")==0)										
275		lbtmob = 1.0 / fStringToNumber <double> (value);</double>	Appr. Reciprocals(AVX-512ER); Exponent extractions; FMA; Mantissa									
276	<pre>276 else if(issue.compare(0,19,"relax_freq_mobility")==0)</pre>											
277		<pre>lbtmob = fStringToNumber <double> (value);</double></pre>										
-		Selected (lotal lime):										
Module												
Addres	s Line	Assembly	Traits									
0x414e	92	Block 908:										
0x414e	92 275	vmovsdq 0x3cddle(%rip), %xmm4										
0x414e	9a 275	vgetmantsd \$0x0, %xmm1, %xmm1, %k0, %xmm5	Mantissa extractions									
0x414e	al 275	vgetexpsdq 0x3cdd0d(%rip), %xmm2, %k0, %xmm2	Exponent extractions									
0x414e	ab 275	vgetexpsd %xmm1, %xmm1, %k0, %xmm3	Exponent extractions									
0x414e	b1 275	vrcp28sd %xmm5, %xmm5, %k0, %xmm7	Appr. Reciprocals(AVX-512ER)									
0x414e	b7 275	vsubsd %xmm3, %xmm2, %xmm9										
0x414e	bb 275	<pre>vmulsd %xmm6, %xmm7, %k0, %xmm8{rne-sae}</pre>										
0x414e	c1 275	vfnmadd231sd %xmm5, %xmm7, %k0, %xmm4{rne-sae}	FMA									



Gather/Scatter Analysis Motivation

AVX-512 Gather/Scatter-based vectorization.

Much wider usage than before :

- Makes much more codes (profitably) vectorizable
- Gives good average performance, but often far from optimal.

Could be 2x faster than scalar mov Could be 10x slower than vmovp*



Gather/Scatter Analysis Advisor MAP detects gather "offset patterns".





Pattern #	Pattern Name	Horizontal Stride Value	Vertical Stride Value	Example of Corresponding Fix(<u>es</u>)
1	Invariant	0	0	OpenMP uniform clause, simd pragma/directive, refactoring
2	Uniform (horizontal invariant)	0	Arbitrary	OpenMP uniform clause, simd pragma/directive
3	Vertical Invariant	Constant	0	OpenMP private clause, simd pragma/directive
4	Unit	1 or -1	Vertical Stride = Vector Length	OpenMP linear clause, simd pragma/directive
5	Constant	Constant = X	Constant = X*VectorLength	Subject for <u>AoS</u> -> <u>SoA</u> transformation

Optimization Notice

Gather/scatter issue improvements

Compiler may generate gather/scatter instructions despite regular access pattern. In this case, performance can be improved by refactoring the code.

- Detecting regular patterns taking into account masking instructions
- Added new access pattern for gather profiling Constant (Non-Unit Stride) with adjusted recommendation to transform AOS to SOA

\odot	Recommendation: Ref stride access patterns	Recommendation: Refactor code with detected regular Confidence: ©Low stride access patterns The Memory Access Patterns Report shows the following regular stride access(es):							
	The Memory Access Patterns Report shows the following regular stride access(es):								
	Variable	Pattern							
	block 0x7f049a6ff010	Constant (non-unit)							

See details in the Memory Access Patterns Report Source Details view.

To improve memory access: Refactor your code to alert the compiler to a regular stride access. Sometimes, it might be beneficial to use the ipo/Qipo compiler option to enable interprocedural optimization (IPO) between files.

An array is the most common type of data structure containing a contiguous collection of data items that can be accessed by an ordinal index. You can organize this data as an array of structures (AoS) or as a structure of arrays (SoA). Detected constant stride might be the result of AoS implementation. While this organization is excellent for encapsulation, it can hinder effective vector processing. To fix: Rewrite code to organize data using SoA instead of AoS.

However, the cost of rewriting code to organize data using SoA instead of AoS may outweigh the benefit. To fix: Use Intel SIMD Data Layout Templates (Intel SDLT), introduced in version 16.1 of the Intel compiler, to mitigate the cost. Intel SDLT is a C++11 template library that may reduce code rewrites to just a few lines.

-

Optimization Notice



AVX-512-specific performance trade-offs Advisor AVX-512 Recommendations

Increasing Vector Register Size ->

😃 Vectorized 🕲 Not Vectorized 🖑

Increase fraction of time spent in Remainders

Eurotian Call Sites and Loons		Vector legues	Salf Time-	Total Time	Tune	Vectoriz
Function Call Sites and Loops	œ	vectorissues	Self Time*	Total Time	туре	Vector I
□ ⁽⁵⁾ [loop in fCollisionBGKShanChen\$om		Ineffective peeled/remainder loop(s	0,110s 🛙	0,110s I	Vectorized (Remainder; [Body])	AVX512;
☑ 🝊 [loop in fCollisionBGKShanChen\$o			0,110s I	0,110s I	Vectorized (Remainder)	AVX512
고 🗇 [loop in fCollisionBGKShanChen\$o			n/a	n/a	Vectorized (Body) [Not Executed]	AVX512
☐ ⁽⁵] [loop in fGetFracSite at lbpGET.cpp:19		Ineffective peeled/remainder loop(s	0,060s I	0,060s I	Vectorized (Peeled; Remainder; [Body])	AVX512
Ioop in fGetFracSite at lbpGET.cpp			0,040s I	0,040s I	Vectorized (Peeled)	AVX512
Ioop in fGetFracSite at lbpGET.cpp			0,020s I	0,020s I	Vectorized (Remainder)	AVX512
고 [loop in fGetFracSite at lbpGET.cpp			n/a	n/a	Vectorized (Body) [Not Executed]	AVX512
□ ^[] [loop in fCalcInteraction_ShanChen a		Ineffective peeled/remainder loop(s	0,060s I	0,060s I	Vectorized (Remainder; [Body])	AVX512
Ioop in fCalcInteraction_ShanChe			0,060s I	0,060s I	Vectorized (Remainder)	AVX512
고 [loop in fCalcInteraction_ShanChe			n/a	n/a	Vectorized (Body) [Not Executed]	AVX512
⊕ ^[] [loop in fGetOneMassSite at IbpGET.c		Ineffective peeled/remainder loop(s	0,050s I	0,050s I	Vectorized (Remainder; [Body])	AVX512;
∓ () [loop in fGetTotMomentSite at lbp		1 Ineffective peeled/remainder loo	0,040s	0,040s l	Vectorized (Remainder)	AVX512
± 🖞 [loop in fGetOneDirecSpeedSite at lbp		Ineffective peeled/remainder loop(s	0,030s I	0,030s l	Vectorized (Remainder)	AVX512
± 🗸 [loop in fGetOneMassSite at IbpGET.c		Ineffective peeled/remainder loop(s	0,030s l	0,030s l	Vectorized (Remainder)	AVX512
± 🗸 [loop in fGetOneDirecSpeedSite at lbp		Ineffective peeled/remainder loop(s	0,020s I	0,020s l	Vectorized (Remainder)	AVX512
Optimization Notice						

Copyright © 2015, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. INK

Ineffective masked remainder for AVX512 codes

- Compiler generates vector masked remainder due to the number of iterations (trip count) not being divisible by vector length. In case of executing a few iterations, it is ineffective comparing to scalar versions of the loop.
- Using AVX512 mask profiler and trip-counts data to prove the issue.

Recommendation: Force scalar remainder generation Confidence: @Low The compiler generated a masked vectorized <u>remainder loop</u> that contains too few iterations for efficient vector processing. A scalar loop may be more beneficial. To fix: Force scalar remainder generation using a <u>directive</u>: #pragma simd novecremainder or #pragma vector novecremainder.

Example: Force the compiler to not vectorize the remainder loop

```
void add_floats(float *a, float *b, float *c, float *d, float *e, int n)
{
    int i;
    #pragma simd novecremainder
    for (i=0; i<n; i++)
    {
        a[i] = a[i] + b[i] + c[i] + d[i] + e[i];
     }
}</pre>
```

```
#pragma simd reduction(+:mean)
for(int j = 0; j < size; j++) {
    mean += data[order[j]] / N;
    data[order[j]] = 10.f / (j+1);
}</pre>
```

E.g. bad performance if ((size) % (loop_body_vl) == 1), in case of float number it results in 12.5% mask bits utilization only, in addition leads to gathers, scatters...

Read More:

simd, vector

· Getting Started with Intel Compiler Pragmas and Directives and Vectorization Resources for Intel® Advisor Users

Optimization Notice



Start Tuning for AVX-512 without AVX-512 hardware

Intel® Advisor - Vectorization Advisor "axcode feature"



Use **-ax** option when compiling to create multiple paths through code

Optimization Notice



Viewing non-executed paths

Survey Hotspots Analysis	Survey Launch Application	~								
	Specify and configure the application executable (target) to analyze. Press F1 for more details.									
Suitability Analysis	Analysis of loops increase of the final	n not executed code par alization time of result c	th is switched on. Be ollection	prepared for an						
Dependencies Analysis	Application parameters:	¥ [wiodity							
Memory Access Patterns Anal	✓ Use application directory as	✓ Use application directory as working directory								
	Working directory: C:\T	EMP\LCD\LCD\window	/s V	Browse						
	User-defined environment vari									
				Modify						
	Child application:									
	Analyze loops in not execut	ed code path								
	Advanced									
	Sampling interval:	10	•							
	Collection data limit, MB:	100								
	Resume collection after, ms	0								



Optimization Notice

Start Tuning for AVX-512 without AVX-512 hardware

Intel® Advisor - Vectorization Advisor "axcode feature"

Use -axCOMMON-AVX512 -xAVX compiler flags to generate both code-paths

- AVX(2) code path (executed on Haswell and earlier processors)
- AVX-512 code path for newer hardware

Compare AVX and AVX-512 code characteristics with Intel Advisor

Lasna		Colf Times	Leen Turne	Vectorized	Loops				Instruction Set Analysis				Advanced
Loops		Sell Time	Loop Type	Vect 🔺	Efficiency	Efficiency Gain VL (Compiler		Compiler Es	Traits	Data T	Vector W	Instruction Sets	Vectorization De
──── [loop in s352_ at loopstl.cpp:5939]		0,641s I	Vectorized (Body)	AVX2	~ <mark>54%</mark>	2,15x	4	2,15x	FMA; Inserts	Float32	128	AVX; FMA	
의 🖞 [loop in s352_ at loopstl.cpp:5939]		n/a	Remainder [Not Executed]				4		FMA	-			
∑ [loop in s352_ at loopstl.cpp:5939]		0,641s I	Vectorized (Body)	AVX2			4	2,15x	Inserts; FMA	Ins	erts	(AVX2)	VS.
꾀 [loop in s352_ at loopstl.cpp:5939]		n/a	Vectorized (Body) [Not Executed]	AVX512			16	3,20x	Gathers; FMA			(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
의 🖞 [loop in s352_ at loopstl.cpp:5939]		n/a	Vectorized (Remainder) [Not Executed]	AVX512			16	2,70x	Gathers; FMA	Gat	thers	; (AVX-	512)
🖃 📴 [loop in s125A\$omp\$parallel_for@		0,496s I	Vectorized Versions	AVX2	~100%	13,54x	8	<13,54x	FMA; NT-stores				<u> </u>
고 🖱 [loop in s125A\$omp\$parallel_for		n/a	Peeled [Not Executed]				8		FMA				
᠑ [loop in s125A\$omp\$parallel_for		n/a	Remainder [Not Executed]				8		FMA SC	peec	-up	estima	te:
☑[loop in s125A\$omp\$parallel_for		0,465s I	Vectorized (Body)	AVX2			8	13,54x					
되는 Iloop in s125 .Z\$omp\$parallel for		n/a	Vectorized (Peeled) [Not Executed]	AVX512			16	6,77x	FMA 3	5.5X	(AV)	(2) vs.	
᠑ [loop in s125Z\$omp\$parallel_for		n/a	Vectorized (Body) [Not Executed]	AVX512			32	30,61x	NT -				
고는 [loop in s125Z\$omp\$parallel_for		n/a	Vectorized (Remainder) [Not Executed]	AVX512			16	9,78x	FMA 30).6x	(AV)	(-512)	

Optimization Notice



ROOFLINE PERFORMANCE MODEL AUTOMATION

From "Old HPC principle" to modern performance model "Old" HPC principles:

- 1. "Balance" principle (e.g. Kung 1986) hw and software parameters altogether
- 2. "intensity", "machine balance" (FLOP/byte or Byte/FLOP ratio for algorithm or hardware). E.g. Kennedy, Carr: 1988, 1994: "Improving the Ratio of Memory operations to Floating-Point Operations in Loops ".



More research catalyzed by memory wall

- 2008, Berkeley: generalized into Roofline Performance Model. Williams, Waterman, Patterson. "Roofline: an insightful visual performance model for multicore"
- 2014: "Cache-aware Roofline model: "Ilic, Pratas, Sousa. INESC-ID/IST, Technical Uni of Lisbon.

Roofline Performance Model



Arithmetic Intensity, FLOP/byte

Optimization Notice

Density, Intensity, Machine balance



Roofline model: Am I bound by VPU/CPU or by Memory?



What makes loops **A**, **B**, **C** different?



Optimization Notice

Old approach – pen and paper



"3D stencil performance evaluation and auto-tuning on multi and many-core computers", C.Andreolli et.al.

Cumbersome – but people still did it!



Roofline Automation in Intel® Advisor

2017



Automatic and integrated – first class citizen in Intel[®] Advisor

Optimization Notice

Roofline in Intel[®] Advisor



Automatic and integrated – first class citizen in Intel[®] Advisor



Find Effective Optimization Strategies

Intel Advisor: Cache-aware roofline analysis

Roofs Show Platform Limits

- Memory, cache & compute limits
 Dots Are Loops
- Bigger, red dots take more time so optimization has a bigger impact
- Dots farther from a roof have more room for improvement
 Higher Dot = Higher GFLOPs/sec
- Optimization moves dots up
- Algorithmic changes move dots horizontally



Arithmetic Intensity (FLOPs/Byte)

Which loops should we optimize?

- A and G have the biggest impact & biggest gap
- B has room to improve, but will have less impact
- E and H are perfectly optimized already

Roofline tutorial video
Advisor Roofline: under the hood



Optimization Notice



Getting Roofline data in Intel®Advisor

Run Roofline	FLOP/S = #FLOP/Seconds	Seconds	#FLOP - Mask Utilization - #Bytes
 1. Survey Target Collect In Find Trip Counts and FLOPS Collect In Find Trip Counts Trip Counts FLOPS 	Step 1: Survey Non intrusive. <i>Representative</i> Output: Seconds (+much more) 		
	 Step 2: Trip counts+FLOPS Precise, instrumentation based Physically count Num- Instructions Output: #FLOP, #Bytes 		

Optimization Notice



ROOFLINE PERFORMANCE MODEL: *FLAVORS AND INTERPRETATION*

Find Effective Optimization Strategies

Intel Advisor: Cache-aware roofline analysis

Roofline Performance Insights

- Highlights poor performing loops
- Shows performance "headroom" for each loop
 - Which can be improved
 - Which are worth improving
- Shows likely causes of bottlenecks
- Suggests next optimization steps







Classical Roofline Model

 $AI = \# FLOPS / BYTES (DRAM \rightarrow)$

Bytes out of a level in memory hierarchy are measured in AI

- Al depends on problem size
- Al is platform dependent
- Al depends on cache reuse

Cache-Aware Roofline Model

AI = # FLOPS / # BYTES (\rightarrow CPU)

Bytes into the cpu from all levels in memory hierarchy are measured in Al

Al is independent of problem size

Al is independent of platform

Al is constant for an algorithm



CARM vs. ORM Roofline flavors



Arithmetic Intensity (flops/byte)

- 1. Low Ai, "Stream-like" application. Assume it's well vectorized
 - No cache reuse
 → DRAM bandwidth bound
 - → DRAM AI = L1 AI
- 2. Implement L2 cache optimization
 - L2 Cache is fully reused, GFLOPS increase
 - \rightarrow C-A roofline rises up to the L2 bandwidth limit
 - → Cl roofline moves to the right because we are doing less loads from DRAM.
- 3. Implement L1 cache optimization
 - See 2.
 - → By chance, <u>Cl</u> roofline seems bound by the scalar add peak





Example 2: Compute Bound Application



- 1. High AI "particle like" application.
 - No cache reuse again
 - Compute bound but not using
 - vectorization/FMA/both VPUs
- 2. Implement vectorization
 - Since we are not touching memory, the AI in both C-A and CI roofline does not change
 - We are fully utilizing VPUs
 → FLOPS increases
- 3. Implement FMA use

 $\label{eq:linear} \ensuremath{\left[1\right]} S. \ensuremath{\textit{Williams et al. CACM}} (2009), \ensuremath{\textit{crd.lbl.gov/departments/computer-science/PAR/research/roofline} \\$

*Other names and brands may be claimed as the property of others.



Is My Application Bound by a Memory Bandwidth or a Compute Peak?



Often it's a combination of the two

- Applications in area 1 are purely memory bandwidth bound
- Applications in area 3 are purely compute bound
- In area 2 we need more information



Optimization Notice

Ask Yourself "Why am I Here?" and "Where am I going?"



Usually, it is more complicated...

You won't be on any ceiling. Or if you are, it is kind of coincidence.

BUT - asking the questions "why am I not on a higher ceiling?" and "what should I do to reach it?" is always productive.



Optimization Notice

Perform the right optimization for your region Roofline: characterization regions





Optimization Notice

Interpreting Roofline Data

Final Limits

(assuming perfect optimization)

Long-term ROI, optimization strategy



Current Limits

(what are my current bottlenecks)

Next step, optimization tactics



Optimization Notice



ROOFLINE PERFORMANCE MODEL: CASE STUDIES

PIC (PICADOR) plasma simulation use case



Optimization Notice



XGC1 is a PIC Code for Tokamak (Edge) Fusion Plasmas (Koskela et all, LBNL, NERSC)



XGC1 Simulation of edge turbulence in the DIII-D tokamak



Unstructured field-aligned mesh in a poloidal domain

Optimization Notice



XGC1: Effect of Optimizations on 1st Order B Interpolation



 \rightarrow Data alignment should be next optimization target

- Single KNL quadcache node 1 rank, 64 threads.
- Data collected with Advisor survey + tripcounts
- Inner loops over blocks of particles added
 - Scalar function
 → vectorized loops
- Most time-consuming loops above DRAM bandwidth limit

Total time: $3.5s \rightarrow 2.1s$ Peak GFLOPS: $4.0 \rightarrow 16.0$

Optimization Notice



Roofline Analysis to Tune an MRI Image Reconstruction Benchmark The 514.pomriq SPEC ACCEL Benchmark

An MRI image reconstruction kernel described in Stone et al. (2008). MRI image reconstruction is a conversion from sampled radio responses to magnetic field gradients. The sample coordinates are in the space of magnetic field gradients, or K-space.

The algorithm examines a large set of input, representing the intended MRI scanning trajectory and the points that will be sampled.

The input to 514.pomriq consists of one file containing the number of K-space values, the number of X-space values, and then the list of K-space coordinates, X-space coordinates, and Phi-field complex values for the K-space samples.



Hot loop is vectorized

Vectorization Advisor

Vectorization Advisor is a vectorization analysis tool that lets you identify loops that will benefit most from vectorization.

\odot	Program metrics		
	Elapsed Time: 36.93s		
	Vector Instruction Set: AVX512		
	Total GFLOP Count: 19293.90		

Number of CPU Threads: 136 Total GFLOPS: 522.51

100.0%

Loop metrics

Total CPU time	4267.88s	
Time in 1 vectorized loop	4206.25s	
Time in scalar code	61.62s	1

Vectorization Gain/Efficiency (Not available)[®]

Top time-consuming loops[®]

Loop	Self Time [®]	Total Time®	Trip Counts®
[Ioop in <u>ComputeQCPU</u> at <u>computeQ.c:65]</u>	1957.548s	4206.254s	12500
[] [loop in <u>ComputeQCPU</u> at <u>computeQ.c:58</u>]	6.963s	4213.216s	15420
[loop in <u>outputData</u> at <u>file.c:70]</u>	0.040s	4.160s	2097152
[loop in <u>start thread</u> at ?]	Os	49.660s	
Iloop in <u>[OpenMP worker</u> at <u>z Linux util.c:769]</u>	Os	49.660s	

Refinement analysis data[®]

These loops were analyzed for memory access patterns and dependencies:

Site Location	Dependencies	Strides Distribution	
[loop in ComputeQCPU at computeQ.c:66]	No information available	96% / 0% / 4%	

Collection details

Platform information

CPU Name:	Intel(R) Xeon Phi(TM) CPU 7250 @000000 1.40GHz
Frequency:	1.40 GHz
Logical CPU Count:	272
Operating System:	Linux

Intel Advisor summary view

1 vectorized loop that we spend 98.8% of our time in

Need more information to see if we can get more performance



Optimization Notice





Get detailed Advice from intel[®] Advisor

Intel[®] Advisor code analytics



Issue: Possible inefficient memory access patterns present

Inefficient memory access patterns may result in significant vector code execution slowdown or block automatic vectorization by the compiler. Improve performance by investigating,

Recommendation: Confirm inefficient memory access patterns

Confidence:
Need More Data

There is no confirmation inefficient memory access patterns are present. To confirm: Run a Memory Access Patterns analysis.

Recommendations – need more information, confirm inefficient memory access

Optimization Notice



Irregular access patterns decreases performance! Gather profiling

Run Memory Access Pattern Analysis (MAP)

2.2 Check Memory Access Patterns
 Collect
 Collect

_	
	0%:percentage of memory instructions with unit stride or stride 0 accesses
	Unit stride (stride 1) = Instruction accesses memory that consistently changes by one element from iteration to iteration
	Uniform stride (stride 0) = Instruction accesses the same memory from iteration to iteration
	50%: percentage of memory instructions with fixed or constant non-unit stride accesses
	Constant stride (stride N) = Instruction accesses memory that consistently changes by N elements from iteration to iteration
	Example: for the double floating point type, stride 4 means the memory address accessed by this instruction increased by 32 bytes, (4*sizeof(double)) with each iteration
44	50%: percentage of memory instructions with irregular (variable or random) stride accesses
	Irregular stride = Instruction accesses memory addresses that change by an unpredictable number of elements from iteration to iteration Typically observed for indirect indexed array accesses, for example, a[index[i]]
	- gather (irregular) accesses, detected for v(p)gather* instructions on AVX2 Instruction Set Architecture

Optimization Notice

Irregular access patterns Bad for vectorization performance

Details View			Hint: use the Intel Advisor date	ilel
👪 Gather (irregular) access			mint. use the intel Auvisor deta	115:
Operand Size (bits): 32				
Operand Type: bit*16:float32*16				
Vector Length: 16				
Memory access footprint: 3MB				
✓ Gather/scatter details		Spe	cific recommendation for your	
Pattern: "Constant (non-unit)"			application	
Instruction accesses values with constan	t offset from		application	
the base: - stride within instruction = X - stride between iterations = X*vector	length			
Horizontal stride (bytes): 16	sue: Inefficient gather/scatt	ter instructions present		
Vertical stride (bytes): 256	The compiler assumes indirect of	or irregular stride access to (lata used for vector operations. Improve memory access by alerting the compiler to detected regular stride acc	cess patterns, such as
	Pattern		Description	
Mask is constant	Invariant	The instruction accesses vi	lues in the same memory throughout the loop.	
IVIASK IS CONSTANT	Uniform (Horizontal Invariant)	The instruction accesses values in the same memory within the vector iteration.		
Mask: [111111111111111]	Vertical Invariant	The instruction accesses the	e memory locations using the same offset across all vector iterations.	
Active elements in the mask: 100.0%	Contraction accesses values in contiguous memory unroughout the loop, and the stride between vector iterations = vector length. Contraction: Refactor code with detected regular stride access patterns		Confidence: @ L	
Variable references Names: block 0x7f0045867010 allocated	The Memory Access Patterr	ns Report shows the followin	g regular stride access(es):	

el Advisor details!

ation for your on

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.



Confidence: @ Low

step #1 – use newer version of the intel compiler can recognize the access pattern Gathers replacement is performed by



Optimization Notice



step #1 – newer version of the intel compiler can recognize the access pattern





step #2 - Use structure of arrays instead of array of structures T

struct kValues { float Kx; float Ky; float Kz; float PhiMag; };

SDLT_PRIMITIVE(kValues, Kx, Ky, Kz, PhiMag)

sdlt::soa1d_container<kValues> inputKValues(numK); auto kValues = inputKValues.access();

for (k = 0; k < numK; k++) { kValues [k].Kx() = kx[k]; kValues [k].Ky() = ky[k]; kValues [k].Kz() = kz[k]; kValues [k].PhiMag() = phiMag[k]; }

```
auto kVals = inputKValues.const_access();
#pragma omp simd private(expArg, cosArg, sinArg) reduction(+:QrSum, QiSum)
for (indexK = 0; indexK < numK; indexK++) {
    expArg = PIx2 * (kVals[indexK],Kx() * x[indexX] +
    kVals[indexK].Ky() * y[indexX] +
    kVals[indexK].Kz() * z[indexX]);
```

```
cosArg = cosf(expArg);
sinArg = sinf(expArg);
```

```
float phi = kVals[indexK].PhiMag();
QrSum += phi * cosArg;
QiSum += phi * sinArg;
```

This is a classic vectorization efficiency strategy

But it can yield poorly designed code

Intel[®] SIMD Data Layout Templates makes this transformation easy and painless!



Optimization Notice

step #2 - Transform code using the Intel[®] SIMD Data Layout Templates



The total performance improvement is almost 3x for the kernel and 50% for the entire application.

Optimization Notice





ROOFLINE PERFORMANCE MODEL: HOW-TOS

Roofline access and how-to command line example

- > source advixe-vars.sh
- > advixe-cl --collect survey --project-dir ./your_project --
- <your-executable-with-parameters>
- > advixe-cl --collect tripcounts -flops-and-masks --project-dir ./your_project -- <your-executable-with-parameters>
- > advixe-gui ./your_project



1.1x overhead







MPI example (slurm)

1st step:

srun -n <num-of-ranks> -c <num_of_cores_per_rank> advixe-cl -v -collect
survey -project-dir=<same_dir_name> -data-limit=0 <your_executable>
2nd step:

srun -n <num-of-ranks> -c <num_of_cores_per_rank> advixe-cl -v -collect
tripcounts -flops-and-masks -project-dir=<same_dir_name> -data-limit=0
<your_executable>



Observe slower Survey analysis or "finalization"? (1.5x analysis slow-down or more)

Change default call stacks processing mode (<u>especially for Fortran</u>) advixe-cl -collect survey <u>-stackwalk-mode=online -no-stack-stitching</u>

Disable system modules and non-interesting modules processing: advixe-cl -collect survey -module-filter-mode=include -module-filter=**foo.so**



Observe slow tripcounts/FLOP analysis ?? (> 8x slower than native and more)

Consider combinations:

1. FLOPS only, no TripCounts:

advixe-cl -collect tripcounts -flops-and-masks -no-trip-counts

2. no FLOPS, TripCounts **only**, (->No Roofline):

advixe-cl -collect tripcounts

3. FLOPS and TripCounts :

advixe-cl -collect tripcounts -flops-and-masks



Roofline GUI access and how-to: GUI



1) <u>"Run Roofline"</u>: most automated way.

2) You can also use two

2. TripCounts (remember to switch FLOPs ON)



67

Roofline Chart





Use Vectorization and Roofline views together



Optimization Notice



Observe slower Survey analysis or "finalization"? (1.5x slower than native run and more)

Configuration via GUI:



Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. Intel Confidential



Hierarchical (top-down) Roofline: new in 2018 release



export ADVIXE EXPERIMENTAL=roofline ex

Optimization Notice

Copyright © 2015, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others. NDA, pre-release version



Hierarchical Roofline (based on stacks w/ FLOPS)

> source advixe-vars.sh

> export ADVIXE_EXPERIMENTAL=roofline_ex

> advixe-cl --collect survey --project-dir ./your_project -- <your-executable-withparameters>



> advixe-cl --collect tripcounts -flops-and-masks -callstack-flops --project-dir ./your project -- <your-executable-with-parameters>

> export ADVIXE EXPERIMENTAL=roofline ex

> advixe-gui ./your_project


OpenLAB location of Advisor 2017 Update 3

Update 3:

Also consider installing advisor on your local laptop. Just copy advisor*.tar.gz from /oplashare/sw/Intel/advisor_2017_update/ to your laptop, unpack, run advixe-genvars.sh

You'll need to point \$INTEL_LICENSE_FILE to license server in openlab





Optimization Notice Copyright © 2015, Intel Corporation. All rights reserved. *Other names and brands may be claimed as the property of others.



Why Do We Need the Roofline Model?

Need a sense of absolute performance when optimizing applications

- How do I know if my performance is good?
- Why am I not getting peak performance of the platform?

Many potential optimization directions

- How do I know which one to apply?
- What is the limiting factor in my app's performance?
- How do I know when to stop?

