

DS345_V2_MPW2

LAYOUT

ORSAY

**Unité mixte de recherche
CNRS-IN2P3
Université Paris-Sud 11**

91406 Orsay cedex
Tél. : +33 1 69 15 73 40
Fax : +33 1 69 15 64 70
<http://ipnweb.in2p3.fr>

Contacts at IPNO :

- Khaing Mon Mon TUN-LANOË
- Gwenaël BRULIN

+33 (0)1 69 15 58 01
+33 (0)1 69 15 64 69


tun@ipno.in2p3.fr
brulin@ipno.in2p3.fr

LAYOUT


Stack Up :

- L1 (Top) : Signals + Gnd
- L2 : Gnd
- L3 : Signals + PS + Gnd
- L4 : PS (VDD, VDDA , P1V7_A, P1V7_D) + Gnd
- L5 : PS (VDDA, VREF) + Gnd
- L6 : Signals + Gnd
- L7 : Gnd
- L8 (Bottom) : Signals (all inputs) + Gnd

DS345_v1_MPW2



DS345_v2_MPW2




Rter (ClkSoin)


ClkADCin, ClkBXin, DinN, NBFlowStopin
6 differential pairs unused inputs are present.

- Decoupling capacitors to be added.

DS345_v1_MPW2




DS345_v2_MPW2



- Input signals (brown colors : noise)
- No termination resistors, no gnd between inputs.

- **Decoupling capacitors to be added.**

DS345_v1_MPW2




Configuration

ClkSOin

Daisy Chain Signals

DS345_v2_MPW2



SerialOut
(between SAMPAs)

NBFlowStop

Daisy Chain Signals
(TRG, HB_TRG)



ClkSOin

ClkADCin, ClkBXin, DinN, NBFlowStopin
6 differential pairs unused inputs are present.

- SerialOut and NBFlowStop are Present.

DS345_v1_MPW2

DS345_v2_MPW2



NBFlowStop

2 Daisy Chain Signals

Hard Address

SerialOut
(between SAMPAs)

SerialOut


Hard Address

Daisy Chain Signals
(BX_SYNC_TRG, HRSTB)


SerialOut

- **SerialOut and NBFlowStop are Present.**

DS345_v1_MPW2




DS345_v2_MPW2




On going í

DS345_v1_MPW2




DS345_v2_MPW2




On going í

DS345_v1_MPW2




DS345_v2_MPW2




On going í

DS345_v1_MPW2



DS345_v2_MPW2



On going í

CONCLUSION

To do

- Placement of decoupling capacitors
- Power Layer
- Repositioning of differential pairs due to Crosstalk
- Gnd Layer

Planning

- Layout design : 31st March 2017
- PCB production : 3rd April 2017