


# Commissioning and first results from the CMS phase-1 upgrade pixel detector

Jory Sonneveld  
on behalf of the pixel upgrade team




Universität Hamburg

DER FORSCHUNG | DER LEHRE | DER BILDUNG

[jory.sonneveld@cern.ch](mailto:jory.sonneveld@cern.ch)

<http://www.physik.uzh.ch/dam/jcr:ac888487-cd67-4e6f-b8e8-f5daffb43a39/CMSnew.jpg>



# Compact Muon Solenoid

124 million pixel channels (87.7% more pixels compared to the previous system)

$n^+$  in  $n$  sensors with 66560 pixels of size  $100 \times 150 \mu\text{m}^2$

Total active area  $16.2 \times 64.8 \text{ mm}^2$  covered with 16 readout chips → all 1856 modules cover  $30\text{m}^2$

phase I

## CMS DETECTOR

Total weight : 14,000 tonnes  
 Overall diameter : 15.0 m  
 Overall length : 28.7 m  
 Magnetic field : 3.8 T

STEEL RETURN YOKE  
 12,500 tonnes

## SILICON TRACKERS

Pixel ( $100 \times 150 \mu\text{m}$ ) ~  $16\text{m}^2$  ~ 66M channels  
 Microstrips ( $80 \times 180 \mu\text{m}$ ) ~  $200\text{m}^2$  ~ 9.6M channels

phase 0

## SUPERCONDUCTING SOLENOID

Niobium titanium coil carrying ~18,000A

## MUON CHAMBERS

Barrel: 250 Drift Tube, 480 Resistive Plate Chambers  
 Endcaps: 468 Cathode Strip, 432 Resistive Plate Chambers

## PRESHOWER

Silicon strips ~  $16\text{m}^2$  ~ 137,000 channels

## FORWARD CALORIMETER

Steel + Quartz fibres ~ 2,000 Channels

CRYSTAL ELECTROMAGNETIC CALORIMETER (ECAL)  
 ~76,000 scintillating  $\text{PbWO}_4$  crystals

HADRON CALORIMETER (HCAL)  
 Brass + Plastic scintillator ~ 7,000 channels

## CMS:

A general-purpose detector designed to observe any new physics phenomena at the LHC, that is **compact**: 15 m high, 21 m long, 14000 tonnes; Is designed to detect **muons** very accurately; and has the most powerful **solenoid magnet** (3.8T) ever made.

## LHC:

6.5 TeV per proton beam  
 2808 bunches per beam  
 25ns bunch spacing (40MHz)  
 Luminosity design:  $2 \cdot 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$


# New CMS Phase I Pixel detector

	<b>Phase 0</b>
disks per forward pixel detector	2
layers per barrel pixel detector	3
readout	40MHz analog
For luminosities (lumi) up to:	$1.53 \cdot 10^{33} \text{cm}^{-2} \text{s}^{-1}$ 1 (peak lumi)
Backend	VME(Versa Module Europa)-based
Cooling	Single-phase $\text{C}_6\text{F}_{14}$ cooling
Channels	~66 million channels


	<b>Phase I</b>
disks per forward pixel detector	3
layers per barrel pixel detector	4
readout	<b>160 Mbit digital</b>
For luminosities (lumi) up to:	$2 \cdot 10^{34} \text{cm}^{-2} \text{s}^{-1}$
Backend	<b>micro-TCA</b> (Telecommunications Computing Architecture)-based
Cooling	<b>Two-phase <math>\text{CO}_2</math></b> : reduced material budget
Channels	<b>124 million pixel channels: 87.7% more pixels</b> compared to the previous system

# CMS and LHC Performance


CMS Integrated Luminosity, pp, 2016,  $\sqrt{s} = 13$  TeV



CMS Integrated Luminosity, pp, 2017,  $\sqrt{s} = 13$  TeV



Detector Active Fraction





# Pixel Phase I detector timeline 2017

First global run  
 PIXEL IN Running  
 TRACKER IN Running




[https://ichef1.brighton.ac.uk/news/624/cpsprodpb/3ACO/production/\\_94904051\\_cms2.jpg](https://ichef1.brighton.ac.uk/news/624/cpsprodpb/3ACO/production/_94904051_cms2.jpg)






First stable beam: LHC fill 5698

Up to LS2





23/5  
 Physics

# CMS phase I pixel detector expected performance



**Phase I**  
**expected**  
 $2 \cdot 10^{34} \text{cm}^{-2} \text{s}^{-1}$








# CMS phase I pixel detector efficiency



[https://twiki.cern.ch/twiki/pub//CMS/PixelOfflinePlotsAugust2017/HitEfficiency\\_vs\\_InstLumi\\_LayersDisks\\_2017Data.png](https://twiki.cern.ch/twiki/pub//CMS/PixelOfflinePlotsAugust2017/HitEfficiency_vs_InstLumi_LayersDisks_2017Data.png)

# CMS phase I pixel detector performance




recovered



See talk by Viktor Veszpremi  
on tracking performance  
and alignment



# CMS Phase I pixel detector hit resolution




See also talk by Viktor Veszpremi on  
tracking performance and alignment




# Phase I modules

- 285  $\mu\text{m}$  thick n<sup>+</sup>-in-n silicon sensors (same)
- 100x150  $\mu\text{m}^2$  pixel size (same)
- **One sensor geometry** for entire pixel detector
- **2 × 8 readout chips** (ROCs) per module
- **Faster digital ROCs**: 40 MHz analog → 160 Mbit/s digital
- Module **readout bandwidth increased** by a factor of 2 (4 for layers 1 and 2): 40 MHz → 320 Mbit/s



# Phase I readout chips


BPix Layer 2: TBM09 chip  
→ 2 datastreams  
BPix Layer 3-4: TBM08 chip  
→ 1 datastream



## Readout chip (ROC) PROC600

- ✧ CMOS ASIC
- ✧ handles hit rate of 600 MHz/cm<sup>2</sup>
- ✧ 2x2 clusters in the double columns: transmits cluster information
- ✧ Dose expected for Layer 1: 120 MRad
- ✧ thresholds ~3000 e-


PROC600



BPix Layer 1: 2 TBM10 chips  
→ 4 datastreams

psi46dig v2.1

FPix: TBM08 chip  
→ 1 datastream




## Readout chip (ROC) psi46dig v2.1r

- ✧ 250nm complementary-symmetry metal-oxide-semiconductor (CMOS) application-specific integrated circuit (ASIC)
- ✧ 80x52 pixels
- ✧ pulse-height readout
- ✧ 160 Megabit per second (Mbps) at (multiplexed) 160 MHz
- ✧ double column drain architecture
- ✧ 8bit analog-to-digital converter (ADC)
- ✧ thresholds ~1800 e- (was: 3500-e)
- ✧ data streams from 2 ROC banks merged inside the TBM

Token bit manager (TBM):  
320 Mbps parallel readout at 400MHz

# Supply tube



BPix supply tube (x4)

FPix service cylinder (x4)

~5.6m

BPix 4 layers

FPix 3 disks

10V supplied

Optical links

Connector boards

Disks - BPix - Disks


DCDC  
CCU

DC-DC converters  
(radiation hard CERN  
FEAST2 chip)  
Communication and  
control unit (CCU)

# Data Acquisition (DAQ)





(672 + 1184)  
(FPix + BPix)



2368 links

12 Ch fiber ribbons



Ethernet

TCDS

- 400Mbps read-out
- ↔ "fast I<sup>2</sup>C" pixel link
- ↔ CCU control link
- ↔ Ethernet control
- ↔ TCDS: clock, trigger, TTS

<http://iopscience.iop.org/article/10.1088/1748-0221/11/01/C01056>

Figure: Complete overview of the μTCA DAQ system of Phase1 pixel detector. Courtesy of Weinan Si.

**New:** micro-TCA(Telecommunications Computing Architecture)-based DAQ  
**Before:** VME(Versa Module Europa)-based

# DAQ System

## 16 Pixel front-end controller (Pixel FECs):

Distribute clock, trigger and fast signals to pixel modules, program digital to analog converter (DAC) registers of ROC and TBM


## 3 Tracker FECs:

program auxiliary components in pixel supply electronics like opto-hybrids and DC-DC converters via inter-integrated circuit (I<sup>2</sup>C) interface and peripheral interface adapter (PIA) port of a CCU




Portcard/DOH

12 Ch fiber ribbons



**108 Front-end drivers (FEDs):**  
Decode incoming data stream from detector front-end, each assemble all 24 channels' (12 fibers) data into event fragments, then push to central DAQ



MCH  
Underground  
Service Cavern  
μTCA Crate

AMC13



Advanced Mezzanine Card (AMC), based on CTA card (variant of FC7) which holds a Xilinx Kintex 7 Field Programmable Gate Array (FPGA). Capable to drive/receive links of up to 10Gb/s



# Checkout

1. **optimize and test basic optical connection**  
→ see light from the fiber
2. **adjust supply: signal delays, light yield...**  
→ see idle pattern of module
3. **adjust external 400MHz TBM phase**  
→ see TBM headers/trailers
4. **adjust internal 160MHz TBM phase/ ROC ports**  
→ see ROC headers
5. **inject and readout test hits**  
→ see hits

Thresholds in barrel pixel detector



**Assumed: 1 ROC internal charge unit is 50e<sup>-</sup>**




# Single Event Upsets (SEUs)

- Stuck TBMs  
Solution: powercycle
- Loss of portcards  
Solution: Reprogram portcard
- Conventional ROC SEUs  
Solution: Reprogram ROCs


And also:

- To reduce pixel dead time:
  - Automatization of powercycling and reprogramming.
- To improve cluster properties:
  - Private synchronized ROC reset:
    - Pause triggers
    - Pause for  $m1$  orbits (read out buffers)
    - Send pixel only resync command
    - Pause for  $m2$  orbits
    - Re-enable triggers



<https://twiki.cern.ch/twiki/pub//CMSPublic/PixelOfflinePlots2017/SIPixelQuality-run297099.png>

# Layer 1 and 2 timing



1/2 clock shift between barrel layer 1 and 2 but delay chip shared in single  $\varphi$  sector  
PROC600 faster than psi46dig

→ Speed up L2, slow down L1, with working point of 98% efficiency, e.g.:

Layer 2 100 → 250V gained 1-2 ns

See also talk by Viktor Veszpremi on tracking performance and alignment

# Leakage current in phase 0 barrel pixel detector

Average current per ROC normalized to active sensor volume [ $\mu\text{A}/\text{cm}^3$ ]

$V = 0.81 \text{ cm} \times 0.81 \text{ cm} \times 285 \mu\text{m}$


$E_g = 1.21 \text{ eV}$ ,  $T_{\text{ref}} = 273.15 \text{ K}$

Actual sensor temperature:

$$T = T_{\text{coolant}} + 10^\circ\text{C}$$

- Detector temperature  $-10^\circ\text{C}$   
→ sensors  $0^\circ\text{C}$
- Fluctuations due to temperature fluctuations (not taken into account)
- Currents averaged over all channels in a layer.

**CMS Preliminary**



$$I(T_{\text{ref}}) = I(T) \left( \frac{T_{\text{ref}}}{T} \right)^2 \exp \left( - \frac{E_g}{2k_B} \left[ \frac{1}{T_{\text{ref}}} - \frac{1}{T} \right] \right)$$


# Leakage current in phase 0 forward pixel detector

- Detector temperature  $-10^{\circ}\text{C}$   
→ sensors  $0^{\circ}\text{C}$
- Fluctuations due to temperature fluctuations (not taken into account)
- Currents averaged over all channels in a disk.

**TS** technical stop

**YETS** year end technical stop

**MD** machine development



# Leakage current phase I barrel pixel detector run 2


Average current per ROC normalized to active sensor volume [ $\mu\text{A}/\text{cm}^3$ ]

$$V = 0.81 \text{ cm} \times 0.81 \text{ cm} \times 285 \text{ }\mu\text{m}$$

$$E_g = 1.21 \text{ eV}, T_{\text{ref}} = 273.15 \text{ K}$$


Actual sensor temperature:

$$T = T_{\text{coolant}} + 10^\circ\text{C}$$



# Conclusion

- Phase 1 pixel upgrade successfully installed during winter 2016-2017 EYETS: this was a significant milestone in the CMS phase I upgrade project;
- 2017 pixel commissioning was challenging but performance benefits are starting to be realized;
- The CMS phase I pixel system is now successfully taking data;
- DAQ is performing smoothly;
- Initial studies show that performance of more complex functions like *vertexing* is already better than with the phase 0 pixel detector.



**We successfully commissioned the CMS Phase I pixel detector to achieve performance of the same level as the phase 0 pixel detector under higher instantaneous luminosity and will continue commissioning to improve performance.**

# Backup

---

# Analog current for phase 0 barrel detector


Analog current per readout chip averaged over all channels in each layer group.

**Note:** layer 3 was calibrated less often.

**TS** technical stop

**YETS** year end technical stop

**MD** machine development





# Digital current for phase 0 barrel detector


Digital current per readout chip averaged over all channels in each layer group.

**LS** long shutdown


**TS** technical stop

**YETS** year end technical stop


**MD** machine development



# Leakage current in phase 0 pixel barrel layer 1: transverse plane





Nonhomogeneous increase due to displacement of barrel detector center with respect to beam spot






Run 2, after recentering the barrel detector with respect to beam spot, excluding new modules installed in LS1 (→ radiation dose differences)


# Phase 0 vs phase I resolutions from simulation




# Pixel phase 0 and I




# detector resolution







# Residuals CMS Phase I pixel detector



<https://twiki.cern.ch/twiki/pub/CMSPublic/PixelOfflinePlots2017/>



# Residuals in data and simulation



<https://twiki.cern.ch/twiki/pub/CMS/PixelOfflinePlotsAugust2017>

# CMS phase I and phase 0 on track cluster charge

