


Upgrade of ATLAS ITk Pixel Detector

26th International Workshop on Vertex Detectors
Las Caldas, Asturias, Spain

Fabian Hüggling, University of Bonn
on behalf of the ATLAS Collaboration



- Introduction
 - HL-LHC schedule
 - Requirements
 - Layout of the Phase 2 ATLAS Pixel Detector
- The ATLAS ITk Pixel Detector for HL-LHC
 - Mechanics: Support structures
 - Pixel Modules
 - Pixel Sensors: Planar, 3D and CMOS
 - FE-electronics: RD53
 - Bump bonding and assembly
 - System Design: Readout Concepts and powering scheme
 - System tests
- Conclusions



- The LHC will be upgraded to the High Luminosity-LHC (HL-LHC) to produce up to 4000 fb⁻¹ of integrated luminosity until 2035
 - benefits precision measurements in many physics channels
 - allows studies of rare processes

Instantaneous luminosity
 $1 \cdot 10^{34} \text{ cm}^{-2}\text{s}^{-1} \rightarrow 5\text{-}7.5 \cdot 10^{34} \text{ cm}^{-2}\text{s}^{-1}$
pp interactions per crossing
 $23 \rightarrow 200$

Integrated luminosity
 $300 \text{ fb}^{-1} \rightarrow 3000\text{ - }4000 \text{ fb}^{-1}$
 $\rightarrow 2 \cdot 10^{16} \text{ MeV n}_{\text{eq}} / \text{cm}^2$

Occupancy (pile-up)

Data rate

Radiation damage

Finer segmentation

- Smaller channels
- More channels

→ All silicon inner tracker with strips and pixels

Faster readout & more storage

- Upgraded readout (ASICs & Detector)
- Enhance data purity

→ Track trigger



Increase radiation hardness

- New sensor & FE designs
- Exchangeable detector layers
- New CMOS technologies and designs


Simulated HL-LHC event, 200 reconstructed vertices


Design goal:

- ITk should provide the same performance as the current detector, but in harsher environment of the HL-LHC
- All silicon design
- η coverage increased from 2.5 to 4
- 5 pixel barrel layers and 5 pixel rings
- 10,000 modules with 12 -14 m² of pixel detectors
- Design of the pixel part is being finalized: inclined layout optimization




Technical Design Report for the ATLAS Inner Tracker Strip Detector
CERN-LHCC-2017-004. ATLAS-TDR-025, April 2017









Truss prototype for Longeron design outer barrel layers
 Flat section in the middle part of the Longeron
 Inclined modules mounted on pyrolytic graphite plate (PGP)
 connected to cooling pipe via cooling block
 Inner layers could have slightly different design

Pixel End-Cap






Half cylindrical shells supporting quad modules:
Designed to minimize mass of ring system reducing particle background reaching forward calorimeter and to improve tracking at high eta

- Material reduction is crucial for good tracking and it helps reduce the fluence
- For the Phase 2 ITk the total material budget is around 30% lower as compared to the current Run 2 inner detector





Technical Design Report for the ATLAS Inner Tracker Strip Detector
CERN-LHCC-2017-004. ATLAS-TDR-025, April 2017


- Basic building block is the pixel module:
 - bare module assembly consisting of sensor and FE-chip(s)
 - flex hybrid for interconnection of data power line to the local support services
 - Connection between FE, sensors and flex is done via wire-bonds
- For ITk about 10,000 modules are needed (quad-, double and single chip modules)





- Planar sensor technology
 - well understood and proven
 - n-in-p compared to current n-in-n \rightarrow HV insulation on sensor or chip needed
 - for large areas: outer layers and quad assemblies \rightarrow high yields and low costs
 - pixel size of $50 \times 50 \mu\text{m}^2$ or $25 \times 100 \mu\text{m}^2$ \rightarrow mitigate effects of charge losses due to PT bias grid
 - thinner sensors with $100 - 150 \mu\text{m}$ \rightarrow dealing with lower signals after high radiation fluences




- Test of hit efficiency with FE-I4 compatible sensors of different vendors and thickness at 10^{16} MeV n_{eq}/cm^2 :
 - 97% hit efficiency can be achieved
 - for thinner sensors this efficiency is reached at lower bias voltages between 400 - 500 V




- 50x50 μm^2 pixel cells has been tested with a modified sensor design w/o bias structures to extrapolate the performance expected with RD53




- 3D sensor technology is the prime candidate for the inner layers due to the advantages in radiation tolerance
- 3D sensors are successfully used inside the ATLAS IBL
- Main challenges for the usage inside ATLAS ITk:
 - smaller pixel (50x50 or 25x100 μm^2) are more demanding with the column electrodes
 - yield improvements
 - thinner sensors to optimize signals and hits per track







- Small pitch sensors are investigated with FE-I4 chip before and after irradiation:
 - hit efficiencies of 97% could be achieved at moderate bias up to $1.4 \cdot 10^{16} \text{ MeV } n_{\text{eq}}/\text{cm}^2$
 - good uniformities inside the pixel for both pixel sizes
 - $50 \times 50 \mu\text{m}^2$ pixel size is preferred



- LFoundry 150 nm CMOS technology
- 2kΩcm p-type material, CZ 8''
- Passive pixel, i.e collecting node w/o electronic
- 100/300μm thick, backside processed
- Bump bonded to ATLAS FE-I4
- Pixel size: 50 μm x 250 μm
- Matrix size: 16 x 36 (1.8 x 4 mm²)



CMOS foundries can do good planar sensors (8'')



Development is ongoing as planar sensor option for the ATLAS ITk hybrid pixel detector

D. Pohl (Bonn)

More about active CMOS sensors in T. Hemperek presentation on Tuesday and M. Benoit on Thursday

113 of 114 measured sensors have identical parameters



- Format & power similar to FEI4
- “New” CMOS node and vendor
 - 65 nm with TSMC
- Joint development ATLAS & CMS
 - RD53 – share resources
 - Several prototypes fabricated and tested
- Radiation tolerance challenge
 - Damage mechanism empirically characterized
 - Can produce design spec for required 1 GRad target or at least 500 MRad
- Pixel layout
 - 50x50 μm^2 with 4-pixel analogue section
 - Surrounded by synthesized Digital sea
 - 50 μm minimum pitch to allow “standard” flip-chip
- Timescale
 - first large prototype (20 x 12 mm) RD53A chip in late 2017





Technology	65nm CMOS
Pixel size	50x50 μm^2
Pixels	192x400 = 76800 (50% of production chip)
Detector capacitance	< 100fF (200fF for edge pixels)
Detector leakage	< 10nA (20nA for edge pixels)
Detection threshold	<600e-
In-time threshold	<1200e-
Noise hits	< 10^{-6}
Hit rate	< 3GHz/cm² (75 kHz avg. pixel hit rate)
Trigger rate	Max 1MHz
Digital buffer	12.5 us
Hit loss at max hit rate (in-pixel pile-up)	$\leq 1\%$
Charge resolution	≥ 4 bits ToT (Time over Threshold)
Readout data rate	1-4 links @ 1.28Gbits/s = max 5.12 Gbits/s
Radiation tolerance	500Mrad at -15°C
SEU affecting whole chip	< 0.05 /hr/chip at 1.5GHz/cm ² particle flux
Power consumption at max hit/trigger rate	< 1W/cm² including SLDO losses
Pixel analog/digital current	4uA/4uA
Temperature range	-40°C ÷ 40°C

More about RD53A read-out chip in R. Beccerle presentation on Wednesday morning


- Technology and requirements similar to ATLAS IBL, but
 - huge increase in volume → high production rate required
 - 12,000 modules in two years yield in peak flip-chip rate of 50 modules/day
 - Share the load: progress with several vendors (SnAg or In)
- Technical challenges:
 - assembly of thin devices:
 - sensor as thin as 100 μm
 - FE chip 150 μm or below → chip bow during reflow
 - Wafer sizes: 300mm FE, 150... 200mm sensors
 - bump density of 400 bump per cm^2 at 50 μm pitch
 - smaller inter-chip spacing




- Complete ITk readout on L0 with 1 MHz rate and 10 μ s latency or
 - Partial ITk readout on L0 with 4 MHz/10 μ s and full readout at L1 with 800 kHz/35 μ s
 - outer pixel layers can provide full data on L0
 - inner layers can't due to bandwidth limitation of 5 Gb/s
- fast clear on L0, wait for L1






- Rates and bandwidths vary:
 - inner layer: 1 cable per FE
 - outer layer: combines links to make use of bandwidth
- For Command/Clock (TTC):
 - use GBT
 - 160 Mb/s between GBT and FE for all chips per module





- Serial powering of pixel modules with up 12 (16) modules per chain
- DCS functionality integrated in concept
 - DCS chip: monitor and control of module (bypassing)
 - Independent power and communication lines for the DCS

- Prototype with 6 FE-I4 quad modules mounted stave prototype
- 3 with on-flex DCS chip (PSPP)
- 6 modules tuned in parallel with no performance degradation w.r.t parallel powering
- Source scans with parallel readout of all modules




– Programme to evaluate and validate the SLIM concept: longeron coupling 3 or 4 cooling lines with flat and inclined modules

- Prototypes for thermo-fluidic, thermal, thermo-mechanical, loading and full system tests
- Deploy electrical (FE-i4) and heater modules, serially powered, services routed inside longeron
- Exercise integration, development of tooling and share of many tasks and components between several institutes
- Evaluation and validation of a full system


– Install and commission system setup including CO₂ cooling, DCS, interlock, powering

– Shared effort




services not shown, inside longeron

TRUSS longeron for layer 2 and layer 3 (1.6 m) 4 cooling lines
52 flat quad and 124 inclined double modules



Thermal cells
Thermal flexes
longeron
Thermal flexes




Inclined module on cell




- Components are getting ready:


Functional longeron:
TRUSS and bend cooling pipes




Assembly jig




Flex services:
Electrical quad module
flex



DCS serial powering
control chip on stave flex:



Heater dummy module



- Next: Assembly and integration, Pre-testing of partly integrated demonstrator components, commissioning of system setup
- Winter 17: Assembly and integration of demonstrator and evaluation

- ATLAS ITk Pixel project is making good progress in a lot areas:
 - Layout is being finalized and optimized
 - New read-out chip prototype RD53A is submitted
 - Sensor technologies are far advanced
 - Read-out with high data rates and electrical transmission
 - New serial powering scheme is established and tested with prototypes
 - Mechanics is getting more mature (thermal aspects, services integration, ...)
 - More system aspects will be studied with system tests for barrels and rings
- ATLAS Itk Pixel is currently preparing the TDR
 - TDR submission will take place in December 2017