




Overview and perspectives of depleted CMOS sensors


Tomasz Hemperek




Hybrid Pixel Detectors




Depleted Monolithic Pixels




Monolithic Pixels




STAR




ALICE-LHC



ILC




ATLAS




Requirements for inner pixel layers

	STAR	ALICE-LHC	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20 000	350	25	25
Particle Rate [kHz/mm²]	100	10	250	1000	10000
Fluence [n_{eq}/cm²]	> 10 ¹²	> 10 ¹³	10 ¹²	2x10¹⁵	2x10¹⁶
Ion. Dose [Mrad]	> 0.3	0.7	0.4	80	>500



Electronics **inside** charge collection well


- Collection node with **large fill factor** → rad. hard
- Large sensor capacitance (DNW/PW junction!) → x-talk, noise & speed (power) penalties
- Full CMOS with isolation between NW and DNW



Electronics **outside** charge collection well

- Very **small sensor capacitance** → low power
- Potentially less rad. hard (longer drift lengths)
- Full CMOS with additional deep-p implant

- larger total detector capacitance: $C_d = C_{d'} + C_{pw}$



- noise $ENC_{thermal}^2 \propto \frac{4 kT}{3 g_m} \frac{C_d^2}{\tau}$

- timing $\tau_{CSA} \propto \frac{1}{g_m} \frac{C_d}{C_f}$

need to increase g_m to compensate
 \Rightarrow increased power ($g_m \propto I_d$)


- cross talking into sensor

The PW/DNW capacitance C_{pw} directly couples into the sensor (the CSA input node).

Even with careful layout and low noise digital circuitry the operation threshold can be affected.



For example: for $C_{pw} = 100$ fF, $\Delta V_{pw} = 1$ mV $\Rightarrow Q_{x-talk} = 625 e^-$

Readout concepts




- Lower input capacitance and reduced crosstalk noise
- Overcome limitations of some technologies
- Higher integration level (“3D”)

Hybridize




Standard Hybrid




with CMOS planar sensor

CMOS Active Hybrid




bumped, glued or bonded

Depleted Monolithic







- Substrate doping concentration (resistivity)
- Maximum sensor bias voltage
- Geometry (thickness, fill-factor)



- **Worst case scenario!**
- **No acceptor removal (this is only simulation)**



Code: <https://gitlab.cern.ch/TCADExamples/ChargeCollection>

Geometry/Fill Factor






CMOS Devices Performance

- Substrate: **10 (initially) – 2k Ohm-cm**
- Bias: >60 – 100 V
- 180nm/350nm
- 3-6 metal layers
- KIT, Geneva, Barcelona, Liverpool, CCPM, CERN, Bonn , ..




- Initially low resistive substrate now also **high**
- Initially no **PMOS isolation** -> now also available

I. Peric et al. Nucl.Instrum.Meth. A582 (2007) 876-885
 Nucl.Instrum.Meth. A765 (2014) 172-176




Efficiency:




Technology: AMS 180nm
 Design: KIT
 Dimension: 40 x 32 pixels (103 x 80 μm^2 each)
 Pre-amplifier Inside pixel cell
 Bias: 85V
 Substrate 20 Ohm-cm, 80 Ohm-cm for MuPix8

Dirk Wiedner, VCI2016


AMS 180 – MuPix8 – First Results



Sepctrum of ^{55}Fe pre-rad:



Sepctrum of ^{90}Sr (pre-rad) @ bias=10V:



Felix Ehrler (KIT)

Technology: AMS 180nm

Design: KIT

Dimension: 128 x 200 pixels ($80 \times 80 \mu\text{m}^2$)

Output: 4 x 1.25 Gbps

Preamplifier: Inside pixel cell

Substrate : 80 Ohm-cm

Readout: Monolithic



Characterization ongoing

Technology: AMS 180nm



Dimension: 24 x 36 pixels (125x 33 μm^2 each)



Bias: > 60V

Substrate: 20 Ohm-cm (80/200/1k)




ATLASPIX





Arxiv : 1611.02669



High detection efficiency above $10^{15} n_{eq}$

ATLASPIX (large monolithic design in AMS180) is being measured.

AMS 350 demonstrator (H35DEMO)

4 resistivity : 20Ωcm (standard), 80Ωcm, 200Ωcm, 1kΩcm




Device types:

- Standalone nMOS matrix
- Analog matrix
- Standalone CMOS matrix (monolithic)

Demonstrated Bias up to 160V





Full readout + control in preparation for summer test beams

Irradiation campaign ongoing up to $1.5 \times 10^{15} n_{eq}/cm^2$




Strip development:
CHES-1, CHES-2, ...

Edge-TCT:




E.Cavallaro et al., JINST 12 (2017) no.01, C01074


Tuning



Efficiency



S.Terzo et al., JINST 12 (2017) no.06, C06009



LFA150:

- L-Foundry 150 nm process (deep N-well/P-well)
- Up to 7 metal layers
- Resistivity of wafer: $>2000 \Omega \cdot \text{cm}$
- Small implant customization
- Backside processing

CCPD_LF prototype:


- Pixel size: $33\mu\text{m} \times 125 \mu\text{m}$ (6 pix = 2 pix of FEI4)
- Chip size: 5 mm x 5 mm (24 x 114 pix)
- Bondable to FEI4 (+pixel encoding)
- **300um and 100um** version
- Bonn + CCPM +KIT



LF-CPIX (Demonstrator)

- Pixel size: $50\mu\text{m} \times 250 \mu\text{m}$
- Chip size: 10 mm x 10 mm
- 200um and 100um version
- Bonn + CPPM + IRFU



LF-Monopix (monolithic FE-I4)

- Pixel size: $50\mu\text{m} \times 250 \mu\text{m}$
- Chip size: 10 mm x 10 mm
- Bonn + CPPM + IRFU







Edge-TCT for different fluence and backside:



Igor Mandic, RD50 2017

Passive LFCMOS sensor prototype

- LFoundry 150 nm CMOS technology
- >2 kΩ-cm p-type bulk, 8"
- 100/300 μm thick, backside processed
- Bump bonded to the ATLAS FE-I4
- Pixel size: 50 μm x 250 μm
- Matrix size: 16 x 36 pixels (1.8 mm x 4 mm)
- Bonn + MPI





CMOS foundries can do good planar sensors (8").

D.-L. Pohl et al., JINST 2017


113 of 114 measured sensors have identical parameters

LFFoundry timeline







Spectrum of ^{55}Fe and ^{241}Am after $10^{15}n_{\text{eq}}/\text{cm}^2$





MIP (3.2 GeV) spectrum (before radiation)





TID Front-End amplifier



T. Hirono (Bonn)




Efficiency pre-rad:
 200um HV : -200V Threshold: 2750 e
 Independt readout







- Hybrind (FE-I4)
- Independt readout
- Pixel: 250x50um
- Fully functional
- Back processed to 100/200um

IV:






T. Hirono (Bonn)






T. Hirono (Bonn)


Noise issue




+ extra 200-400fF (50x250 μ m²)




- Fully monolithic
- Different readout configurations
- Low noise design
- High resistive substrate (> 2k Ohm-cm)
- Fully functional
- Measurement campaign ongoing
- To be back processed to 100/200um





Tuning





IV




MIP single pixel spectra



I. Caicedo (Bonn)



Simulated timing (including sensor and readout):





F. Guilloux et al. TWEPP 2017

CAct μ S :

- L-Foundry 150 nm process
- 1x1 and 1x0.5mm²
- Expected timing resolution < 100ps
- 100/50um thin
- Design: IRFU



Logic outside collecting well






OHC15L

- 150 nm process (deep N-well/P-well)
- Up to 7 metal layers
- Resistivity of wafer (n-type): $>2000 \Omega \cdot \text{cm}$
- Backside processing
- **50µm thin**
- Design: Bonn, Prag*




M. Havránek et al. JINST 10 (2015) 02, P02013




Fe⁵⁵ spectrum



Calibrated single hit cluster spectrum Sr⁹⁰:





In pixel efficiency



T. Obermann (Bonn)

geometry, threshold ...

- **TowerJazz** 180 nm CMOS CIS
- Deep Pwell allows full CMOS in pixel
- Gate oxide 3 nm good for TID
- Thickness: 18 – 40 μm
- High resistivity: 1 – 8 k Ohm-cm
- Reverse substrate bias
- **Modified process** to improve lateral depletion
- Derived from ALICE development (CERN)





Pixel dimensions:

- 50x50 μm pixel size
- **3 μm diameter electrodes** and 40 μm Pwell openin
- 25 μm EPI layer
- **The pixels have a measured capacitance <5fF** (approximately factor 20 less than large fill-factor pixel) [C. Gao et al., NIM A \(2016\) 831](#)
- With this low capacitance, simulations indicate a front end similar to the one in the ALPIDE but compatible with 25 ns timing would consume ~ 200 nA)


- Normally small electrodes produce weak fields under p-well and charge gets lost after irradiation
- This usually means that efficiency drops significantly towards pixel edges
- **TJ modified its process to improve the efficiency after irradiation on pixel edges while keeping small capacitance** which makes this in particularly interesting for fast charge collection after irradiation
 - Pixel capacitance without process modification $\sim 2\text{-}3\text{fF}$ with modification $<5\text{fC}$

Modified process




Neutron irradiation to 10^{14} and 10^{15} n/cm²

- Investigator irradiated by IJS Ljubljana in several steps up to 10^{15}
- Irradiations up to 10^{16} ongoing
- This detector has received NIEL 10^{15} n/cm² and 1Mrad TID
- First test beam measurements indicate no efficiency loss on pixel boundaries after 10^{15} n_{eq}




⁵⁵Fe source




little change to signal (and capacitance !)
after irradiation, -1 V is sufficient to observe a
clear signal

W.Snoeys et al., NIM 871, 2017



Edge-TCT for $10^{15} n_{eq}/cm^2$ @ 6V bias




Efficiency for $50 \times 50 \mu m^2$ pre-rad



Efficiency for $25 \times 25 \mu m^2$ $10^{15} n_{eq}/cm^2$ @ 6V bias




H. Pernegger, Trento 2017



TJ-MALTA

- 512x512 pixels (**36.4 x 36.4** μm^2 pixel size)
- Design: CERN
- Active area 18 x 18 mm^2
- Hit memory in active matrix
- All hits are asynchronously transmitted to EoC logic
- No clock distribution over active matrix




TJ-MonoPix


- **512x256** pixels (**36.4 x 36.4** μm^2 pixel size)
- Design: Bonn
- Active area 18 x 10 mm^2
- Hit memory in active matrix (2 flip-flop per pixel)
- Synchronous column drain architecture
- Hit address asserted to bus with 40 MHz token
- 6 bit ToT coding at end of column

Just submitted


FD-SOI



HV-SOI



see: S. Bugiel, "The performance ..."
 A. Takeda, "Design and Development ..."
 R. Hashimoto, "Evaluation of"





XT180:

- XFab 180 nm HV-SOI
- Up to 7 metal layers
- Resistivity of wafer: 100 Ω -cm



XTB01 and XT02 prototypes:

- Pixel pitch: 15, 50, 100um
- Chip size: 2.5 mm x 5 mm
- Design/Testing: Bonn, CERN, CPPM




Sonia Fernandez-Perez et al. NIM A796 (2015) 13-18
 Hemperek et al. JINST 10 (2015) no.03, C03047


Transistors threshold shift (TID)



Leakage current (v1)



Collection with (edge-TCT) (v2)



- Lots of encouraging results (high interest and large momentum in R&D)
- Proven good radiation tolerance of sensors (and electronics)
- Lower cost alternative to conventional hybrid sensors (as monolithic or cheaper hybrid)
- Limited complexity (150-180nm)
- Successful backside processing 200/100um (50um possible)
- Possible higher resolution and lower mass (in low capacitance design)
- Proposed for ALTAS outer pixel layer Phase 2 (option)

- Coupling smart sensor and R/O chip can increase performance of hybrid sensors

CMOS Pixel Collaboration

- ~20 ATLAS ITK institutions



u^b

^b UNIVERSITÄT
BERN

AEC
ALBERT EINSTEIN CENTER
FOR FUNDAMENTAL PHYSICS



UNIVERSITÉ
DE GENÈVE
FACULTÉ DES SCIENCES



BERGISCHE
UNIVERSITÄT
WUPPERTAL

