

Overview and perspectives of depleted CMOS sensors

Tomasz Hemperek



Hybrid Pixel Detectors



Monolithic Pixels



Depleted Monolithic Pixels



Introduction





Requirements for inner pixel layers

	STAR	ALICE-LHC	ILC	ATLAS-LHC	ATLAS-HL-LHC
Timing [ns]	200 000	20 000	350	25	25
Particle Rate [kHz/mm ²]	100	10	250	1000	10000
Fluence [n _{eq} /cm ²]	> 10 ¹²	> 10 ¹³	1012	2x10 ¹⁵	2x10 ¹⁶
Ion. Dose [Mrad]	> 0.3	0.7	0.4	80	>500

Bulk process options (simple options, n-on-p)



Electronics inside charge collection well

- Collection node with large fill factor \rightarrow rad. hard
- Large sensor capacitance (DNW/PW junction!) → x-talk, noise & speed (power) penalties
- Full CMOS with isolation between NW and DNW



UNIVERSITÄT

Electronics outside charge collection well

- Very small sensor capacitance \rightarrow low power
- Potentially less rad. hard (longer drift lengths)
- Full CMOS with additional deep-p implant

Consequences of the additional inter-well capacitance



• cross talking into sensor The PW/DNW capacitance C_{pw} directly couples into the sensor (the CSA input node). Even with careful layout and low noise digital circuitry the operation threshold can be affected. For example: for $C_{pw} = 100$ fF, $\Delta V_{pw} = 1$ mV => $Q_{x-talk} = 625$ e⁻

hemperek@uni-bonn.de

Readout concepts

UNIVERSITÄT BONN

Hybridize



- Lower input capacitance and reduced crosstalk noise
- Overcome limitations of some technologies
- Higher integration level ("3D")





Configurations

UNIVERSITÄT BONN

Standard Hybrid



with CMOS planar sensor

CMOS Active Hybrid



bumped, glued or bonded

Depleted Monolithic



Sensor Design Paramters



- Maximum sensor bias voltage
- Geometry (thickness, fill-factor)



- Worst case scenario!
- No acceptor removal (this is only simulation) Code: https://gitlab.cern.ch/TCADExamples/ChargeCollection

hemperek@uni-bonn.de

Vertex 2017 @ Las Caldas

UNIVERSITÄT

Geometry/Fill Factor





hemperek@uni-bonn.de



CMOS Devices Performance

AMS 180nm/350nm





- Initially low resistive substrate now also high
- Initially no PMOS isolation -> now also available

I. Peric et al. Nucl.Instrum.Meth. A582 (2007) 876-885 Nucl.Instrum.Meth. A765 (2014) 172-176

AMS 180 – MuPix7 - Mu3e @ PSI





Dimension: 40 x 32 pixels (103 x 80 μ m² each)

Preamplifier Inside pixel cell

Bias: 85V

Substrate 20 Ohm-cm, 80 Ohm-cm for MuPix8

Vertex 2017 @ Las Caldas

0.92

1000

0.78 Threshold [V]

Dirk Wiedner, VCI2016

hemperek@uni-bonn.de



AMS 180 – MuPix8 – First Results





Technology: AMS 180nm Design: KIT Dimension: 128 x 200 pixels (80 x 80 μm²) Output: 4 x 1.25 Gbps Preamplifier: Inside pixel cell Substrate : 80 Ohm-cm Readout: Monolithic Characterization ongoing



Sepctrum of ⁹⁰Sr (pre-rad) @ bias=10V:



hemperek@uni-bonn.de

AMS 180 - CCPDv4



Technology: AMS 180nm Dimension: 24 x 36 pixels ($125x 33\mu m^2$ each) Bias: > 60V Substrate: 20 Ohm-cm (80/200/1k)





ATLASPIX







AMS 180 - CCPDv4 - Efficiency



AMS 350 demonstrator (H35DEMO)

4 resistivity : 20Ωcm (standard), 80Ωcm, 200Ωcm, 1kΩcm Device types:

- Standalone nMOS matrix
- Analog matrix
- Standalone CMOS matrix (monolithic)

Demonstrated Bias up to 160V

Full readout + control in preparation for summer test beams Irradiation campaign ongoing up to $1.5e15n_{eq}/cm^2$





UNIVERSITÄT BOI



Strip development: CHESS-1, CHESS-2, ...

AMS350 - H35DEMO

UNIVERSITÄT BONN HV scope Pixels (n-type) > Laser beam Edge-TCT: Substrate (p-type) Scan direction (5 um steps) Sensor 3 - $\rho = 1 k\Omega cm$ Sensor 1 - $\rho = 80 \Omega$ cm Sensor 2 - $\rho = 200 \Omega$ cm depletion depth [µm] depletion depth [µm] @ [1014 n/cm2] Φ [10¹⁴ n/cm² 90 Φ [10¹ n/cm² . 2 ٠Ö • 2 80 E • 0 • 2 • 5 . 10 • 5 • 10 • 5 70 • 10 . 20 • 20 • 20 60 50 60 E 50 60 40 40 30 30 40 20 20 20 10 00 0⁶ 0₀ 20 60 20 60 80 100 120 140 160 180 200 40 80 100 120 140 160 180 200 200 V_{bias} [V] 40 20 40 60 80 100 120 140 160 180 V_{bias} [V] V_{bias} [V] E.Cavallaro et al., JINST 12 (2017) no.01, C01074 Efficiency Tuning Efficiency [%] S1000 Left ROI Right ROI O 100ø 8 Threshold: 0 Left sub-matrix **Right sub-matrix** Full Matrix - 0.54 V 2014 12 54 V. 800 80 0.71 V ٥. Left Matrix - 0.52 V 0.87 V 600 60 Right Matrix - 0.56 V 0 ō 400 40 100 200 250 Column 00 200 20 8.3 0.4 0.5 0.6 0.7 0.8 0.9 20 40 60 80 100 120 1.1 Threshold [V] Vbias [V] S.Terzo et al., JINST 12 (2017) no.06, C06009 hemperek@uni-bonn.de Vertex 2017 @ Las Caldas 17

LFoundry LF150

UNIVERSITÄT BONN





LFA150:

- L-Foundry 150 nm process (deep N-well/P-well)
- Up to 7 metal layers
- Resistivity of wafer: >2000 Ω·cm
- Small implant customization
- Backside processing

CCPD_LF prototype:

- Pixel size: 33um x 125 μm (6 pix =2 pix of FEI4)
- Chip size: 5 mm x 5 mm (24 x 114 pix)
- Bondable to FEI4 (+pixel encoding)
- 300um and 100um version
- Bonn + CCPM +KIT

LF-CPIX (Demonstrator)

- Pixel size: 50um x 250 μm
- Chip size: 10 mm x 10 mm
- 200um and 100um version
- Bonn + CPPM + IRFU

LF-Monopix (monolitic FE-I4)

- Pixel size: 50um x 250 μm
- Chip size: 10 mm x 10 mm
- Bonn + CPPM + IRFU

LFoundry - sensor performance – E-TCT



Edge-TCT for different fluence and backside:



Igor Mandic, RD50 2017

UNIVERSITÄT BONN

Vertex 2017 @ Las Caldas

hemperek@uni-bonn.de

Passive LFCMOS sensor prototype

UNIVERSITÄT BONN

- LFoundry 150 nm CMOS technology
- >2 k Ω -cm p-type bulk, 8"
- 100/300 μm thick, backside processed
- Bump bonded to the ATLAS FE-I4
- Pixel size: 50 μm x 250 μm
- Matrix size: 16 x 36 pixels (1.8 mm x 4 mm)
- Bonn + MPI







D.-L. Pohl et al., JINST 2017

113 of 114 measured sensors have identical parameters

hemperek@uni-bonn.de

LFoundry timeline





hemperek@uni-bonn.de

CCPD_LF results



hemperek@uni-bonn.de

LF-CPIX

UNIVERSITÄT BONN



hemperek@uni-bonn.de







Noise issue

UNIVERSITÄT BONN



+ extra 200-400fF (50x250um²)

LF-Monopix





- Fully monolithic
- Different readout configurations
- Low noise design
- High resistive substrate (> 2k Ohm-cm)
- Fully functional
- Measurement campaign ongoing
- To be back processed to 100/200um



LF-Monopix

UNIVERSITÄT BONN



hemperek@uni-bonn.de

LF 150 time tagging - CAcTµS





CAcTµS :

- L-Foundry 150 nm process
- 1x1 and 1x0.5mm²
- Expected timing resolution < 100ps
- 100/50um thin
- Design: IRFU



Simulated timing (including sensor and readout:



hemperek@uni-bonn.de

Logic outside collecting well

VDD 0V VDD N N N NW NW PW NW 18-40-x um Deep Pwell Deep Pwell P-epi particle track (~80 e-/um) P+ -HV

UNIVERSITÄT BONN

ESPROS Photonic CMOS™

UNIVERSITÄT BONN





OHC15L

- 150 nm process (deep N-well/P-well)
- Up to 7 metal layers
- Resistivity of wafer (n-type): >2000 Ω ·cm
- Backside processing
- 50um thin
- Design: Bonn, Prag*



M. Havránek et al. JINST 10 (2015) 02, P02013

hemperek@uni-bonn.de

EPCB01



Fe⁵⁵ spectrum Calibrated single hit cluster spectrum Sr⁹⁰: px 100 Data px 150 (44315 hits in raw data) 0.007 Data Filtered data 300 Fit selection Fit, Params (E, FWHM, FWHM/E) = (913, 61, 6.7) 0.006 Gauss fit results: Mean = 3619.4 e, Sigma = 691.2 e Fit, Params (E, FWHM, FWHM/E) = (1024, 76, 7.5) count rate 0.005 \rightarrow FWHM = 120 e 0.004 Relative 0.003 0.002 50 0.001 0 L 0 0.000 2000 4000 5000 6000 1000 3000 7000 8000 800 1000 1200 1400 Charge [e] 200 400 600 ADC T. Obermann (Bonn) In pixel efficiency [mோ] n 40 40 40 [mμ] n [ˈmˈ/] n efficiency efficiency efficiency 0.9 0.9 0.8 0.9 Fluence: 0 n_{ea} 0.8 Fluence: 1E14 n_{ea} 0.8 Fluence: 5E14 n_{ea} **Bias: 7V** 0.7 0.7 0.7 Bias: 9V Bias: 9V 0.6 0.6 0.6 20 0.5 0.5 20 0.5 20 0.4 0.4 0.4 0.3 0.3 0.3 0.2 0.2 0.2 0.1 0.1 0.1 **°** 0 **0 0** 0 20 40 20 20 40 40 **v [µm] ν [μm] v [µm]** geometry, threshold

hemperek@uni-bonn.de

TowerJazz



VDD

N

NW

Deep Pwell

...

NW

VDD

- TowerJazz 180 nm CMOS CIS
- Deep Pwell allows full CMOS in pixel
- Gate oxide 3 nm good for TID
- Thickness: 18 40 μm
- High resistivity: 1 8 k Ohm-cm
- Reverse substrate bias
- Modified process to improve lateral depletion
- Derived from ALICE development (CERN)



Pixel dimensions:

- 50x50um pixel size
- **3 μm diameter electrodes** and 40um Pwell openin

(~80 e-/um)

- 25um EPI layer
- The pixels have a measured capacitance <5fF (approximately factor 20 less than large fill-factor pixel) C. Gao et al., NIM A (2016) 831

Deep Pwell

 With this low capacitance, simulations indicate a front end similar to the one in the ALPIDE but compatible with 25 ns timing would consume ~ 200 nA)



Signal collection for small electrodes

• Normally small electrodes produce weak fields under p-well and charge gets lost after irradiation

- This usually means that efficiency drops significantly towards pixel edges
- **TJ modified its process to improve the efficiency after irradiation on pixel edges while keeping small capacitance** which makes this in particularly interesting for fast charge collection after irradiation
 - Pixel capacitance without process modification ~ 2-3fF with modification <5fC



hemperek@uni-bonn.de

Vertex 2017 @ Las Caldas

UNIVERSITÄT BON

Neutron irradiation to 10¹⁴ and 10¹⁵ n/cm²

- Investigator irradiated by IJS Ljubljana in several steps up to 10¹⁵
- Irradiations up to 10¹⁶ ongoing
- This detector has received NIEL 10¹⁵ n/cm² and 1Mrad TID ٠
- First test beam measurements indicate no efficiency loss on pixel boundaries after 10¹⁵ n_{eq}





⁵⁵Fe source

little change to signal (and capacitance !) after irradiation, -1 V is sufficient to observe a clear signal

W.Snoeys et al., NIM 871, 2017

UNIVERSITÄT

TJ - Investigator



Efficency for $25x25um^2$ $10^{15}n_{eq}/cm^2$ @ 6V bias



TJ-MALTA/TJ-MonoPix





TJ-MALTA

- 512x512 pixels (**36.4 x 36.4** μm² pixel size)
- Design: CERN
- Active area 18 x 18 mm²
- Hit memory in active matrix
- All hits are asynchronously transmitted to EoC logic
- No clock distribution over active matrix



TJ-MonoPix

- 512x256 pixels (36.4 x 36.4 μm² pixel size)
- Design: Bonn
- Active area 18 x 10 mm²
- Hit memory in active matrix (2 flip-flop per pixel)
- Synchronous column drain architecture
- Hit address asserted to bus with 40 MHz token
- 6 bit ToT coding at end of column

Just submitted

hemperek@uni-bonn.de



SOI

see: S. Bugiel, "The performance ..."

- A. Takeda, "Design and Development ..."
- R. Hashimoto, "Evaluation of"

hemperek@uni-bonn.de

XFAB XT180







Sonia Fernandez-Perez et al. NIM A796 (2015) 13-18 Hemperek et al. JINST 10 (2015) no.03, C03047

XT180:

- XFab 180 nm HV-SOI
- Up to 7 metal layers
- Resistivity of wafer: 100 Ω ·cm

XTB01 and XT02 prototypes:

- Pixel pitch: 15, 50, 100um
- Chip size: 2.5 mm x 5 mm
- Design/Testing: Bonn, CERN, CPPM







Leakage current (v1)



Collection with (edge-TCT) (v2)



- Lots of encouraging results (high interest and large momentum in R&D)
- Proven good radiation tolerance of sensors (and electronics)
- Lower cost alternative to conventional hybrid sensors (as monolithic or cheaper hybrid)
- Limited complexity (150-180nm)
- Successful backside processing 200/100um (50um possible)
- Possible higher resolution and lower mass (in low capacitance design)
- Proposed for ALTAS outer pixel layer Phase 2 (option)
- Coupling smart sensor and R/O chip can increase performance of hybrid sensors

hemperek@uni-bonn.de

CMOS Pixel Collaboration



hemperek@uni-bonn.de