



# BI seminar agenda

- ***“Project context and Introduction to the collaboration with the HES-SO”***, 10 min, Jonathan Emery, CERN
- ***“A Generic and Modular Protocol Scheme for Inter-FPGA Communication using Serial Links”***, 45 min, Cedric Vulliez, CERN Technical student, Master thesis with the Reconfigurable & Embedded Digital Systems institute (REDS), HEIG-VD.



# ***Project context and Introduction to the collaboration with the HES-SO***

BI seminar  
12 April 2017

J. Emery for the Wire-Scanner Electronics Project




# Contents

- Beam wire-scanner principle & architecture
- Presentation of the HES-SO and HEIG-VD structure
- List of their contribution to the wire-scanner system



# Project context: beam wire scanner instrument



Vacuum pipe

Particle Beam

Secondary Particles (wire – beam interaction)

Forks Movement

Scintillator

Optical filters


Photomultiplier

Preamplifier

PMT current


Fork position

Control & Acquisition



# Project context: system architecture

Initial project of inter-FPGA communication



Surface  
Underground

Scanner to driver up to 250 meters



# Inter-FPGA connectivity meeting for BE-BI

29 Jun 2016

<https://indico.cern.ch/event/542750/>

- Presentations of inter-FPGA communication requirement for multiple project
- Solutions with the GBT link for FPGA to GBTX/FPGA preferred
- No common approach foreseen for higher protocol layer:  
GBT <- > to application specific logic
- Proposal of a generic and modular (versatile) concept to ease designers work
- Solve classic challenges when using serial links
- Technical specification available: <https://edms.cern.ch/document/1701798/>



# Inter-FPGA connectivity

- Project funded for 8 month tech. student
- Cedric Vulliez join BE-BI-PM in September 2016
- Master thesis with the HES-SO, core presentation of this seminar
- At the end of this project,  
we believe we solve common complexity of such links:
  - 1) Ports arbitration (with various services)
  - 2) Transparent FPGA bus interconnect (virtual memory mapping)
  - 3) Streaming interfaces with predefined bandwidth
  - 4) Time critical signal transport with low jitter (< 100ns)
  - 5) Extra data integrity layer by retransmission mechanism



# Introduction to the collaboration with the HES-SO

## Hes·SO


University of Applied Sciences  
Western Switzerland

28 'Hautes Ecoles' from Western Switzerland  
21'000 students 2016-2017  
1900 Master level students  
<http://www.hes-so.ch/>

## heig-vd

Haute Ecole d'Ingénierie et de Gestion  
du Canton de Vaud

University of Applied Sciences (Vaud)  
1600 students (2013)  
<http://www.heig-vd.ch/>



**REDS**  
Reconfigurable & Embedded  
Digital Systems

*Reconfigurable & Embedded Digital Systems*  
<https://reds.heig-vd.ch/>

2 Master thesis  
2 Bachelor thesis

Institut d'  
Automatisation  
Industrielle

*Industrial automation*  
<https://reds.heig-vd.ch/>

1 Mandate  
1 PA

**IESE**

*Energy & Electrical Systems*  
<https://reds.heig-vd.ch/>

1 Bachelor thesis





## *Introduction to the collaboration with the HES-SO*

- First contacts in September 2011
- Since then, 7 projects done.
  
- High technical **competencies** required during designs phases
- Large variety of subjects requiring **experts of various domains**
- High **knowledge return** by close collaboration (kickoff meetings, follow-up students progress, detailed written information)
  
- It results a **in-depth system knowledge** of our system, and **higher specialisation/performance** compared industrial solution


# Motor and Break Design (2014)

- Initial motor performances not compatible with final design
- Outcome:
  - Complete design & simulation of an optimised motor
  - Extensive list of available motor type close to our needs
  - Break design installed on SPS and PSB prototypes


SPS prototype motor



New motor field lines simulation



Break




See C. Grosjean presentation: BI seminar 26.09.2014

EDMS report <https://edms.cern.ch/document/1416824/>

## Mandate on the power stage (2012-2013)

- Validate the use of switch mode drive for the BWS
- Simulate and measure EMI in the lab and in BA5




## Outcome:

- Simulink power stage and cables modelling
- Motor control improvement (feedforward action added)
- Design recommendation for EMI minimisation to nearby cables
- Report with recommendations [edms 1416465](#)

## System identification (2016)


- Experimental technics to measure system response
- Use this response to calculate feedback parameters




## Outcome:

- New technics/tools to measure electrical and mechanical response
- Identification of a mechanical limitation later fixed
- Report [edms 1772036](#)


# FPGA based processing (2013-2017)




1. FPGA based position recovery from resolver signals:  
 Bachelor thesis by Kevin Henzer, 2013,  
[edms 1416781](https://cds.cern.ch/record/1416781)



2. Ethernet interface with a System On Chip based FPGA:  
 Bachelor thesis by Kamil Florek, 2014,  
[edms 1416786](https://cds.cern.ch/record/1416786)



3. Inter-FPGA versatile and generic protocol over serial link:  
 Master thesis by Cedric Vulliez, 2017,  
 to be published in CDS



4. Real-time FPGA based processing for the wire-scanner sensors:  
 Master thesis on-going



# BI seminar agenda

- *“Project context and Introduction to the collaboration with the HES-SO”*, 10 min, Jonathan Emery, CERN
- ***“A Generic and Modular Protocol Scheme for Inter-FPGA Communication using Serial Links”***, 45 min, Cedric Vulliez, CERN Technical student, Master thesis with the Reconfigurable & Embedded Digital Systems institute (REDS), HEIG-VD.