



LHC Injectors Upgrade





LHC Injectors Upgrade

uTCA for SPS 200MHz Low Level RF Upgrade

12th xTCA Interest Group Meeting

P. Baudrenghien, **J. Galindo***,
G. Hagmann, G. Kotzian, L. Schmid, A. Spierer
CERN BE-RF



Today's presentation...

- LOW LEVEL RF
- CERN LLRF PLATFORMS
- uTCA @ CERN-BE
- PROOF OF CONCEPT



LOW LEVEL RF

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade





WHAT LOW LEVEL RF MEANS ...

RF sub-system responsible of



Stable accelerator operation and performance

Generation of RF voltages

correct phase and frequency in the longitudinal plane

Several controllers

- Beam Controllers
- Cavity Controllers
- Bunch by Bunch Dampers
- Synchronization systems



-LLRF

-PLATFORMS

-uTCA @ BE

-uTCA PoC



LLRF HARDWARE USUALLY COMPOSES...

Crate or Pizza Box architecture

CERN uses Crate architecture

RF Frontends

Clock and RF signal generation/distribution

Specific voltages

Data observation



DSP Platform for Control

Feedback / Feedforward Loops

Requires Synchronization signals

Latency, bandwidth

Processing power



-LLRF

-PLATFORMS

-uTCA @ BE

-uTCA PoC



CERN LLRF PLATFORMS

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade





CERN LOW LEVEL RF PLATFORM(S)...

Past and Present Solutions;

- NIM

SPS 200 MHz and others)



- VME

Linac4, Hilsolde, SPS 800 MHz, LHC long and ADT, part of PS upgrade




- VXS

PSB, LEIR, ELENA



- ObsBox

LHC PizzaBox





-LLRF
-PLATFORMS
-uTCA @ BE
-uTCA PoC





LHC LOW LEVEL RF BACKPLANE...



“Power distribution, Clock distribution, Timing distribution, Function Generator Data distribution, Interlocks / Alarms, Inter-module LVDS digital data, Crate Centralized Reconfiguration JTAG, Module Serial Number bus, Automatic Slot Addressing...”

Annex
LHC RF Low Level Backplane Connections

Connector layout

	A	B	C
Things (12x)	Cycle Start*	BuTB1*	Analyze Trig*
	Beam In*	BuTB2*	Post-mortem Trig*
	BuTA3* / Beam Out*	BuTB3*	Observation Trig*
4	BuTA4*	BuTB4*	Cold reset*
5			
Digital data (3x4)			See page 2
10			
IntrAlarm (6x)	Inj Enable	ConfigDone	
FG	SDIn	ESGN1, SDout	
13	spare	spare	
	40 MHz	40 MHz	
Clocks (Differential FCL)	spare	spare	
	20 MHz	20 MHz	
Module Address (MA3-5)	MA0	MA1	8 x DGND
	10 MHz	MA2	
	Fluv+	MA3	
21	TDI	Fluv+	
	TCK	-5.2 V (for backplane ECL buffers only)	
Jtag		ESGND, TDO	
		ENA, TMS	
Extra Digital V		+3.3 V	Switched Mode Power Supply
28		DGND	
	spare	AGND	
		Module Serial Number Bus	
Analog Power Supply + AGND (3 pins each)		+12 V	Linear Power Supply
		+5 V	
		-5 V	
		-12 V	
32		AGND	


Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade





LLRF PLATFORM / BACKPLANE EVOLUTION...



Technical and non technical reason to look for a new platform...

- LLRF mainly based in VME, already a legacy standard
 - **Obsolescence** problems
 - VME has a **low** bandwidth
 - Limitation on **acquisitions** data
 - Limited fast links on the backplane, **non standard**
 - Limited card to card communication
 - No RF clock distribution on backplane → **LLRF backplane**
 - All RF **custom-designed**, no COTS / off-the-shelf modules
 - Power hungry platforms, **6** power supplies, no redundancy
(5V, 3.3V, ±12V, ±6V)



LLRF PLATFORM / BACKPLANE EVOLUTION...

Technical and non technical reason to look for a new platform...

- Standardization
 - **Within** CERN; RF, CO, experiments...
 - Other labs DESY, SLAC, ESS...
 - **New** platforms available uTCA, VPX, PXIe...
 - **Commercial** solutions available
 - Focus on firmware and **not re-designing** the same HW again
 - Avoid support to **custom** systems
 - **Collaboration** with other people, Open Hardware
 - **Re-use** of designs, FMC, mezzanines...





uTCA @ CERN-BE

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade





uTCA LLRF ONGOING ACTIVITIES @ BE...

Joint effort between BE-CO and BE-RF

Tomasz Włostowski
BE-CO-HT

Future Front-end platforms

PXle and MTCA.4 Proof-of-Concept projects: status & plans

Controls Coordination Committee (CO³)



Geneva, 30 March 2017

BE-CO moving away from VME
(part of CO3 project, BE-CO)

uTCA being evaluated

uTCA4.1 has LLRF flavor



LHC Injectors Upgrade

SPS LLRF upgrade 2017 Program and Key milestones

P. Baudreghien, J. Galindo, G. Hagmann, G. Kotzian, L. Schmid, A. Spierer CERN BE-RF
J. Serrano, T. Włostowski, M. Rizzi CERN BE-CO
T. Mastoridis, Cal. Poly. State Univ, San Luis Obispo, CA



Proof of Concept

in SPS upgrade 200 MHz system

No surprise as much design comes
from the Desy Linac RF
requirements; off-the-shelf modules

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade



- LLRF
- PLATFORMS
- uTCA @ BE
- uTCA PoC



uTCA 4.1 PRELIMINARY WINNER...

Why MTCA.4 and PXIe?

7

After a [requirements survey](#) involving BE-CO and the equipment groups (2016), MTCA.4 and PXIe are clear winners:

- Gigabit inter-board communication and timing in the backplane
- Standard means of management and monitoring (AMT, IPMI)
- Both based on PCI Express: simplified driver model
- Support for RTMs and RF applications (MTCA.4)
- Established community at CERN and multitude of hardware vendors (PXIe)
- Significant investment in MTCA.4 (DESY) and growing number of applications (not only in accelerator/physics market)



T. Włostowski
Future Front-end platforms

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade





uTCA PoC JOINT EFFORT @ BE...

MTCA.4 PoC

15

Deliverables

BE-CO:

- OS support (drivers, remote management)
- Basic FPGA framework (PCIe, DDR4, DMA)
- White Rabbit support for Kintex Ultrascale FPGA family
- MMC firmware:
 - A microcontroller taking care of management of a MTCA.4 card
 - In collaboration with EP-ESE

BE-RF:

- Feedback loop design
- Customization of the vector modulator/downconverter/ADC hardware for particular SPS requirements



T. Włostowski
Future Front-end platforms

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade



15

-LLRF

-PLATFORMS

-uTCA @ BE


-uTCA PoC



uTCA PoC, NEW CERN LLRF PARADIGMS...

Avoid sweeping clocks (bunch synchronous);

- Processing/ Sampling clocks are **multiple** of f_{rev}
- **CERN De-facto** since 1983, OTFB
- Go for **fixed clock**
- Modules → COTS



1st Digital One Turn Feedback (OTFB) Boussard, 1983

Avoid Master-Slave

distribution of RF and clocks;

- Custom **point-to-point** links to all cavities (stations)
- Go for **distributed deterministic** architecture
- Use of **White Rabbit** (deterministic link)
- Broadcast RF **Frequency Tuning Word**
- Reference **Clock extracted** from data (on-going)





PROOF OF CONCEPT

Javier Galindo


uTCA for SPS 200MHz Low Level RF Upgrade





SPS 200MHz LLRF PRELIMINARY ARCHITECTURE...

TBD but preferably uTCA



uTCA or VME

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade



- LLRF
- PLATFORMS
- uTCA @ BE
- uTCA PoC



SELECTED uTCA HARDWARE COTS...

Item	Remarks
uTCA.4.1 crate	NAT NATIVE_R9 9U, 12 slots AMC
Power module	NAT-PM-AC600D 600W, 12V
MCH	NAT-MCH-PHYS
CPU	NAT-MCH-RTM & CPU module
Timing module carrier	NAMC-PMC NAMC-PMC-T261 (double width)
AMC extender	NAMC-EXT-RTM-F-PS (uTCA.4)
RTM extender	NAMC-EXT-RTM-R (uTCA.4)
AMC – SIS8300-KU	8AC, 2DC, DAC & Interlock to zone3, White-rabbit option
DRTM – DWC8VM1	} RF Frontend?
DRTM – DS8VM1	
	RTM for direct-sampling, Vector modulator

-LLRF
-PLATFORMS
-uTCA @ BE
-uTCA PoC





LLRF DIGITIZER...

SIS8300-KU (AMC)

10 ADC channel 125 MS/s, 16 bits

2 DAC channel 250 MS/s , 16 bits

Kintex ultra-scale KU040


Dual SFP+

White Rabbit Option

4 x 4Gbit DDR4

External clock and trigger Inputs

4 Lanes PCI Express gen 3



Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade



LLRF RF FRONTEND, HETERODYNE...

DWC8VM1 (RTM)

8 Channels down-converter

- 700MHz to 4.0GHz
- 352MHz version for ESS

1 channel vector-modulator

- 700MHz to 4.0GHz

RF switch

- at the up-converter output
- Interlock from AMC or frontpanel



Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade





LLRF μ TCA CAVITY CONTROLLER, HETERODYNE...


DWC8VM1 (Desy/Struck)




RTM

From power plant

AMC



SIS8300-KU (Desy/Struck)



- LLRF
- PLATFORMS
- μ TCA @ BE
- μ TCA PoC

Javier Galindo

μ TCA for SPS 200MHz Low Level RF Upgrade





LLRF RF FRONTEND, DIRECT SAMPLING...

DS8VM1 (RTM)

8 channels direct-sampling

- 5MHz to 400MHz

2 channels direct-sampling

- DC to 400MHz

1 channel vector-modulator

- 50MHz to 6.0GHz
- BW from DC to 50MHz

RF switch at the up-converter output



-LLRF

-PLATFORMS

-uTCA @ BE

-uTCA PoC

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade







LLRF μ TCA CAVITY CONTROLLER, DIRECT SAMPLING...



DS8VM1
(Desy/Struck)



SIS8300-KU
(Desy/Struck)



- LLRF
- PLATFORMS
- μ TCA @ BE
- μ TCA PoC

Custom design





Thank you!

Your Time...





BACK UP SLIDES

Javier Galindo

uTCA for SPS 200MHz Low Level RF Upgrade





FIXED CLOCK...

	Bunch Synchronous Clock	Fixed Clock
STABILITY OF THE FEEDBACK LOOPS	Variable sampling clock → Variable loop delay Compromise in Regulation Bandwidth and Feedback Stability	Fixed sampling clock → Fixed loop delay Optimal Regulation Bandwidth and Feedback Stability
PHASE JUMPS	RF as harmonic of clock → multiplexing required to cover wide RF range (PSB) Phase Jumps when multiplexing	Simple DDS implementation can cover a wider range without interruption
ADC AND DAC	Complex analogue reconstruction filter Coherent signals fall in swept range Non optimal integrated noise	Fixed analogue reconstruction filters Coherent signals at fixed digital frequencies Optimized integrated noise
UP AND DOWN MIXING	Sweeping LO → Lower spectral purity of clock → DDS and IQ sensitive to jitter → Problem for heterodyne architectures	Non IQ sampling and Direct down conversion easier
TECHNOLOGY LIMITATIONS	PLLs tracking and locking Max dF/dt for DCM in FPGAs Clock domain synchronization Serial interfaces FIFOs	PLLs and DCM readily usable Ease clock domain synchronization Ease use of serial interfaces and modern technologies





FIXED CLOCK...

	Bunch Synchronous Clock	Fixed Clock
CLOCK INTERRUPTION BETWEEN CYCLES (ppm operation)	Periodic resynchronizations require RF interruptions, which induce clock interruption in electronics	Dedicated clock can independently handle RF generation and DSP processing
SPECTRAL PURITY OF THE CLOCK	Beam Phase Loop continuously modulates RF on top of sweep Cleaning PLL architectures at varying frequencies -> spectral purity of reconstructed clock not optimal	Dedicated cleaning architecture for clock Optimal spectral purity
RF GYMNASTICS	Fast or abrupt modifications of the phase or frequency of the RF complicated as it affects the ADC-DAC-FPGA clocking Slip stacking merging bunches in the phase space will be difficult.	Dedicated clock for DDS enables Digital RF regeneration Instantaneous modifications of RF phase and frequency driven by data, not by clocks Any type of RF gymnastics





OTFB...

Swept DSP Clock Ramped Synchrotron

$f_{RF} + kf_{rev}$ Transient Beam Loading

$f_{RF} + kf_{rev} \pm f_s$ Stability dipolar mode

$f_{RF} + kf_{rev} \pm f_s \pm 2f_s$ Stability quadripolar mode

$$H_{comb} = G \frac{b_0 + b_1 \cdot Z^{-N}}{1 + a_0 \cdot Z^{-N} + a_1 \cdot Z^{-2N}}$$

