MM	Trigger	latency											
								6.84	PCB trace propagation speed (ns/m)				
								5.0	twinax propagation speed (ns/m)				
							320	3.125	pad trigger clock period (ns)				
							320	3.125	trigger processor clock period (ns)				
	UX15	Component	Desnensible	Chart	Find	N/in Latan			Commont				
	0.00	TOE from interaction point to periphery of	Responsible	Start	21	IVIIII Laten	<b>y :</b>	calc	To outer radius of NSW OI 3P @R=4 596m Lindate for				
	0.00	NSW		0	51		51.0	carc	MM?	NSW trigger latency UX15			
ADDC	1.00	Earliest arriving hit		31	106		75	estim	Is this worst case Ionization statistics? should it also include a separate transmit to VMM latency?	TOF from interaction point to periphery of NSW			
	2.00	xmit from MM to VMM		106	106		0			Farliast arriving bit			
	3.00	VMM shaper response to ART flag out	Gianluigi	106	156		50	simul	Peaking time, could be up to 200.	Earliest arriving hi			
										xmit from MM to VMM	1		
	4.00	ART Data VMM 4m cable delay	Lin/ Sorin	156	176		20	calc		VMM shaper response to ART flag out	t .		
	5.00	0 ART flag to Fiber out ADDC priority	Lin/ Sorin	176	336		160	meas	Lin measured the ADDC latency from "miniSAS	ART Data VMM 4m cable delay	/		
		selection, VMM encoding, GBT packet formatting							connector to fiber out" to be 200ns. I assume this included the TX serializer, check this point	ART flag to Fiber out ADDC priority selection, VMM encoding, GBT packet	/ t		
	7	7 GBT TX serializer	Lin	336	376		40	meas	start point is the rising edge of Tx Frame Clk which				
									samples the labeled Tx frame data. End point of the whole TX side is when the first serial bit of the last	GDT TX Senanzer		100	
	110445								word W6 is transmitted out from the FPGA transceiver		0	100	
	USA15	0		Chaut	First				0				
	8		222	376	201	Latend	y :	model	Should this be expanded into different fiber segments?	NSW trigger latency USA	15		
Trigger Processor	9	Trigger processor GBT deserializer. (BNL	Kai Chen	701	745		13.9	meas	The RX start point of the transceiver is when the first		1		
	5	latency ptimized version)					13.5	meas	serial bit of W6 is received; the stop point is when the	FIBER: ADDC to T	P		
									20-bit parallel data RxWordData changes	Trigger processor GBT deserializer. (BN	IL		
									U I) 1 UI (Unit Interval) means 1/4.8GHz, 1 Cycle =	Allign 32 fiber	rs		
	10		No.th a re	745	770		25	**	1/240MHz	GBT packet decodin	p		
	10	Allign 32 fibers	Nathan	745	//0		25	estim	not sure now misaligned the ADDC fibers will be	Einder from decoded bit to first coincidence	10		
	11	GBT packet decoding	Nathan	770	795		25	meas	includes hit map decoding				
										Fitter critical pat	h		
	12	Finder from decoded hit to first coincidence trigger	Nathan	795	826	3:	.25	meas	Assumes we integrate hits for 2 BC. Each additional BC will add 25ns (8 TP clocks)	Collect Fitter dat Format track canidate dat	a ta		
	13	Fitter critical path	Nathan	826	864		37.5	meas	MX Local 8 TP clocks, dTheta 4 TP clocks.	vmit MM considered data to eTCC EBC			
				064	000						A		
	14	Collect Fitter data	Nathan	864	889		25	o otino	Collect fitter data and format into a track condidate	Merge MM and sTGC segment	.S		
	15	rormat track cantuate data	Nathan	889	895		2.25	esum	Conect filler data and format into a track candidate	Re-synch to 320 MHz clock driving output	ıt		
	10	Merge MM and sTGC segments		907	937		2.5	estim		Serializer parallel in to 1st bit out to Secto	or 🛛		
	17	Re-synch to 320 MHz clock driving output	Julia	932	957		25	estim		Fiber delay; Trigger Proc to Sector Logic 4	m		
	10	serializer	Jana	552	557		25	cotini					
	19	Serializer parallel in to 1st bit out to Sector Logic	Alex	957	975	:	7.8	estim	Value taken from sTGC latency spreadsheet		0	250	
	20	Fiber delay: Trigger Proc to Sector Logic 4m	Lorne	975	995		20	estim	5ns/m				
				herdent	1075								
				buaget	10/2								

