



# 30<sup>th</sup> RD50 Workshop STFC RAL

E. G. Villani



## Overview

- TCAD simulation of CMOS devices (OVERMOS/DECAL).
- Radiation effects investigation on CMOS Si using Schottky diodes proposal



# DECAL: CMOS MAPS for Linear Collider

- Mature, high volume industrial devices: no proprietary processes → reduced costs
- Low(-ish) power, depends on duty cycle
- Low material budget, can be very thin
- Radiation hard (few >Mrad)
- Very granular (pixels ~10um)


New features developed for LC

- TPAC et al. (digital ECAL)
- Deep p-well implant/InMAPS process
  - Makes MAPS viable
  - Improved charge collection efficiency
- High resistivity/HV epitaxial layers
  - Further charge collection and radiation hardness improvements



## DECAL Concept

- Concept, swap  $\sim 0.5 \times 0.5 \text{ cm}^2$  Si pads with **small** pixels (“Small” := at most one particle/pixel, 1-bit ADC/pixel)
- How small to avoid saturation/non-linearity?
  - EM shower core density at 500GeV is  $\sim 100/\text{mm}^2$
  - Pixels must be  $< 100 \times 100 \mu\text{m}^2$ 
    - Used baseline  $50 \times 50 \mu\text{m}^2$
  - Gives  $\sim 10^{12}$  pixels for ECAL – “Tera-pixel APS”
  - **Mandatory to integrate electronics on sensor**






Figure 3. a) Original deep P-well pixel designed for TPAC as well as for ALICE and b) proposed new pixel architecture

Imaging MAPS technologies suffer from poor radiation tolerance due to slow (diffusion) charge collection and related loss of signal due to increased recombination rate and trapping

OVERMOS : CMOS TJ Hi-res demonstrator




Figure 4 Example Pixel Circuit in ToweJazz 180 HR-CMOS

- Electronics **outside** charge collection well
- Very small sensor capacitance → low power
  - Potentially less rad. hard (longer drift lengths)
  - Full CMOS with additional deep-p implant







Figure 5 Example of simulated current pulse for signals at different bias settings and distance to charge collection node







**Epi-Bulk**




**NW**




**PW**



- Individual doping profiles for OVERMOS/DECAL were obtained using SPROCESS, to simulate a (simplified) CMOS fabrication by TowerJazz
- These (1D) doping profiles were then implemented in SDE
- Huge reduction in mesh size and computation time
- Some approximations as a result but more affordable for big 3D simulations





NW





PW








- SPROCESS: used the same process steps but starting on an EPI of different doping than standard





### EPI-BULK





### OVERMOS 1.0 3x3 pixel array simulation



- Pixel size 40x40 $\mu\text{m}^2$
- EPITAX thick **18 $\mu\text{m}$** , medium/high resistivity P-type
- STI 400 nm
- SUBS thick **10 $\mu\text{m}$**
- MESH size: 555139, up to M1
- BSG dielectric



Traps (( eNeutral Level EnergyMid = 0.39 fromMidBandGap Conc = @<2.42\* @RadiationFluence@>@  
ElectricField eXsection=1e-14 hXsection=5.5e-13 )  
( eNeutral Level EnergyMid = 0.13 fromMidBandGap Conc = @<3.55\* @RadiationFluence@>@  
ElectricField eXsection=2e-15 hXsection=1.2e-14 )  
( eNeutral Level EnergyMid = 0.035 fromMidBandGap Conc = @<0.581\* @RadiationFluence@>@  
ElectricField eXsection=1.2e-15 hXsection=1.2e-14 )  
( hNeutral Level EnergyMid = -0.045 fromMidBandGap Conc = @<0.523\* @RadiationFluence@>@  
ElectricField eXsection=1.2e-14 hXsection=1.2e-14  
( hNeutral Level EnergyMid = -0.2 fromMidBandGap Conc = @<2.42\* @RadiationFluence@>@  
ElectricField eXsection=1.5e-14 hXsection=2e-14 )

- **TCAD Radiation simulation:**

- Radiation model used : 24 GeV p+
- 3 acceptors traps and 2 donor traps with concentration  $\propto \Phi$
- Neutron irradiation on OverMOS devices performed at Ljubljana.  
Fluences: 2E14, 5E14, 1E15









Normalization of TRIGA reactor spectrum to 1 MeV n-eqv:

TRIGA	1 MeV n eqv coeff ~0.75	24 GeV p+ eqv ~0.5
2E+14	1.5E+14	3E+14
5E+14	3.75E+14	7.5E+14
1E+15	7.5E+14	1.5E+15

3x3 array simulation: compare TCAD results with experimental results:  $I_{lk}$  from 8 pixels around the central pixel


- **TCAD Radiation simulation:**
  - **$I_{lk}$  vs. n-eqv fluence : 0, 2E14, 5E14, 1E15**
  - **Breakdown Voltage**




V

V


- TCAD Radiation **simulations** and **Test** results comparison @  $T = 300K$
- Not a (too) bad result, considering the several uncertainties in (Silicon technology, fluence...) (~ factor of **3** off)
- It is crucial to know the technology and properly implement it into TCAD
- It is crucial to implement the 'right' radiation models




**BV for test structure ~ 68 V**  
**BV for TCAD structure ~ 52 V**




ElectricField-Y ( $V \cdot cm^{-1}$ )












**LF = 01**  
**BV ~ 52 V**



**LF=03**  
**BV ~ 49 V**










- **DECAL** pixel studies
- Investigation of 2 pixel layouts




## DECAL single pixel Avalanche breakdown studies ( $R_{series} = 1E10 \text{ Ohm}$ )




Charge collection simulation  
 <80> /um generated  
 21 hitting points simulated  
 Refinement along particle track  
 Size wt\_hi\*K1  
 Spatial Resolution Ld\*K2  
 Time Resolution tdr


$$L_D = \sqrt{\frac{\epsilon k_B T}{q^2 N}} \quad C * L_D$$



Debye length (um) vs. Doping (cm-3)



$$t_{DR} = \frac{\epsilon}{qN\mu}$$



Dielectric relaxation time (s) vs. Doping (cm-3)



## Charge collection simulation with SRH disabled

$\langle 80 \rangle$  / $\mu\text{m}$  generated



3 hit points simulated (central and close to boundaries)

The minimum spatial meshing  $\sim 1 \times$  Debye length (Epi),  $\sim 50 \times$  Debye length (Sub)

The initial temporal meshing is 50 ps

In all cases the  $Q_{\text{gen}} = 2240 \text{ e}$  ( $\langle 80 \rangle * (10(\text{sub}) + 18(\text{epi}))$ )





$Q_{\text{coll}}$  is  $Q_{\text{gen}} * (1 \pm 0.1\%)$



## Charge collection simulation with SRH enabled 21 hitting points simulated, 4um steps


Single cell simulation

- Transient and Charge collection Voltage Signal




## Charge collection simulation: $V_{\text{drop}}(x,y)$

Layout A




$\langle \Delta V \rangle = 3.449 \text{ mV}$        $\Delta t = 10 \text{ ns}$




$\langle \Delta V \rangle = 9.991 \text{ mV}$        $\Delta t = 50 \text{ ns}$


Layout B




$\langle \Delta V \rangle = 3.348 \text{ mV}$        $\Delta t = 10 \text{ ns}$



$\langle \Delta V \rangle = 8.803 \text{ mV}$        $\Delta t = 50 \text{ ns}$




- Schottky diode for Radiation damage studies
- Silicon substrate of doping levels comparable to those used in CMOS technology (1E13 – 1E17) to study radiation damage effects
- The (3 inch) Si wafers are P type doped with different doping levels : 1E13, 1E14, 1E15, 1E16, 1E17.
- The devices on each wafer are the same (i.e. two flavours) only the wafer doping changes





On each wafer, the devices could be as follows:

- Flavour 1, 'big' size devices (DLTS)
- Flavour 2, 'small' size devices (CCE)
- Each device is within a say 5 x 5 mm<sup>2</sup>, which still should guarantee >100 devices / wafer




- X section: Al (or other metal) vias through the SiO<sub>2</sub> connect to Al track on top (for wire bonding)
- The **Metal** contacting Si substrate could be Al/Ni or metal to make good Schottky contact with barrier high enough for DLTS studies
- High doping at the back / ohmic contact + bottom layer metalized to allow grounding of the substrate






Schottky junction (Ni/Pt/...)

SiO<sub>2</sub>





Anode Ohmic contact

Al Schottky contact



Al cathode



Metal to use to have Schottky junction suitable for DLTS studies:

Al :  $\Phi_m = 4.1\text{eV}$

Ni :  $\Phi_m = 5.01\text{eV}$

Pt :  $\Phi_m = 6.35\text{eV}$

...?

## Conclusions

- TCAD simulation of CMOS devices (OVERMOS/DECAL). Further work needed to improve modeling
- Fabrication of Schottky diodes to investigate radiation effects and develop models for CMOS simulation