"GPU in HEP: online high quality trigger processing"

ISOTDAQ 20.2.2018

Vienna

Gianluca Lamanna (Univ.Pisa & INFN)

The World in 2035

- FCC (Future Circular Collider) is only an example
	- Fixed target, Flavour factories, … the physics reach will be defined by trigger!
- What the triggers will look like in 2035?

The trigger in 2035…

• ... will be similar to the current trigger...

- High reduction factor
- High efficiency for interesting events
- Fast decision
- High resolution

…but will be also different…

- The higher background and Pile Up will limit the ability to trigger on interesting events
- The primitives will be more complicated with respect today: tracks, clusters, rings

Higher energy

- Resolution for high pt leptons \rightarrow high-precision primitives
- \bullet High occupancy in forward region \rightarrow better granularity

Higher luminosity

- track-calo correlation
- Bunch crossing ID becomes challenging, pile up
- . All of these effects go in the same direction
	- More resolution & more granularity \rightarrow more data & more processing

Classic trigger in the future?

- Is a traditional "pipelined" trigger possible? \bullet
	- Yes and no \bullet
	- Cost and dimension
	- Getting all data in one place \bullet
		- New links -> data flow
		- No "slow" detectors can participate to trigger (limited latency)
	- Pre -processing on -detector could help \bullet
		- FPGA: not suitable for complicated processing
		- Software: commodity hw
- Main limitation: high quality trigger \bullet primitives generation on detector (processing)

Pipelined trigger in 2025…

Classic Pipeline: Processing

FPGA VS. CPU (Intel 6 core 32. GHz Xeon) Throughput - million hash per second

- The performances of FPGA as computing device depends on the problem
- The increasing in \bullet computing capability in "standard" FPGA is not as fast as CPU
- This scenario would change in the future with the introduction of new FPGA+CPU hybrid devices

Triggerless?

Is it possible to bring all data on PCs?

- LHCb: yes in 2020
	- 40 MHz readout, 30 Tb/s data network, 4000 cores, 8800 links
	- No in 2035: track+calo=2PB/s + 5 PB/s ev.building (for comparison largest Google data center $= 0.1$ PB/s)
- CMS & ATLAS: probably no (in 2035)
	- 4 PB/s data, 4M links, x10 in performance for switch, x2000 computing
- Main limitation: data transport subsetions \bullet

Triggerless: Data Links

- The links bandwidth is steadily increasing \bullet
	- But the power consumption is not compatible with HEP purposes (rad hard serializers):
		- e.g. lpGBT is 500mW per 5Gb/s
		- \bullet 4M links \rightarrow 2 MW only for links on detector
	- Nowadays standard market is not interested in this application.

۰

Example: an alternative approach

Triggerless:

Focus on Data Links

Classic pipeline: Focus on On-detector processing

High Latency Trigger:

- Heterogeneous computing nodes
- Toroidal network
- \triangleright Time multiplexed trigger
- Trigger implemented in software

12

Disk

Mergi ng

Toroidal Network

Buffe

DE T

r

Large buffers

*Socus on On*detector Buffers

GPU: Graphics Processing Units

Moore's Law

G.Lamanna

– ISOTDAQ

– 20/2/2018 Vienna

20/2/2018 Vienna

14

Original data up to the year 2010 collected and plotted by M. Horowitz, F. Labonte, O. Shacham, K. Olukotun, L. Hammond, and C. Batten New plot and data collected for 2010-2015 by K. Rupp

- Moore's law: "The performance of microprocessors and the number of their transistors will double every 18 months"
- The increasing of performance is related to the clock
- Faster clock means higher voltage \rightarrow power wall

Parallel programming

- Parallel computing is no longer something for **SuperComputers**
	- All the processors nowadays are multicores
- The use of parallel architectures is mainly due to ö the physical constraints to frequency scaling

Parallel computing

- Several problems can be split in smaller problems to be solved concurrently
- In any case the maximum speed -up is not linear , but it depends on the serial part of the code (\rightarrow Amdahls's law)
- The situation can improve if \bullet the amount of parallelizable part depends on the resources (> Gustafson's Law)

helps a lot.

What are the GPUs?

- The technical definition of a GPU is "a single -chip processor with integrated transform, lighting, triangle setup/clipping, and rendering engines that is capable of processing a minimum of 10 million polygons per second."
	- The possibility to use the GPU for generic computing (GPGPU) has been introduced by NVIDIA in 2007 (CUDA)
	- In 2008 OpenCL: consortium of different firms to introduce a multi platform language for manycores computing.

(1997)

GPU is a way to cheat the Moore's law

Several applications in HPC, simulation, scientific computing…

Computing power

- ISOTDAQ - 20/2/2018 Vienna *G.Lamanna – ISOTDAQ – 20/2/2018 Vienna* G.Lamanna

Peak Memory Bandwidth

Why?: CPU vs GPU

CPU

Control **ALU ALU ALU ALU** Cache Cache Cache Cache Cache **DRAM**

CPU: latency oriented design

Multilevel and Large **Caches**

• Convert long latency memory access

Branch prediction

- To reduce latency in branching
- Powerful ALU
- Memory management

Large control part

- SIMT (Single instruction Multiple Thread) architecture
- SMX (Streaming Multi Processors) to execute kernels
- Thread level parallelism
- Limited caching
- Limited control
- No branch prediction, but branch predication 23

The winning application uses both CPU and GPU

- CPUs for sequential parts (can be 10X faster than GPU for sequential code)
- GPUs for parallel part where throughput wins (can be 100X faster than CPU for parallel code)

Processing structure with CUDA What is **CUDA?**

- It is a set of $C/C++$ extensions to enable the GPGPU computing on NVIDIA GPUs
- Dedicated APIs allow to control almost all the functions of the graphics processor

Three steps:

- 1) copy data from Host to **Device**
- 2) copy Kernel and execute
- 3) copy back results

Grids, blocks and threads

launch time 26

20/2/2018 Vienna *– 20/2/2018 Vienna – ISOTDAQ G.Lamanna*

Mapping on the hardware

27

Ö

Memory

- The memory hierarchy is fundamental in GPU $\ddot{\bullet}$ programming
	- Most of the memory managing and data locality is left to the user
	- Unified Address Space
	- Global Memory

G.Lamanna

– ISOTDAQ

– 20/2/2018 Vienna

- On board, relatively slow, lifetime of the application, accessible from host and device
- Shared memory/registers
	- On Chip, very fast, lifetime of blocks/threads, accessible from ۰ kernel only

Device global memory

Readable/writable by all threads

Streams

- The main purpose of all the GPU computing is to hide the latency
	- In case of multiple data transfer from host to device the asynchronous data copy and kernel execution can be superimposed to avoid dead time 29

- . CUDA is the "best" way to program NVIDIA GPU at "low level"
- If your code is almost CPU or if you need to accelerate dedicated functions, you could consider to use
	- Directives (OpenMP, OpenACC, …)
	- Libraries (Thrust, ArrayFire,…)
- . OpenCL is a framework equivalent to CUDA to program multiplatforms (GPU, CPU, DSP, FPGA,…).
	- NVIDIA GPUs supports OpenCL.

Vienna *G.Lamanna – ISOTDAQ – 20/2/2018 Vienna* 20/2/2018 ₹ **GLOS** euueuue \overline{c}

33

Next generation experiments will look for \bullet tiny effects:

- The trigger systems become more and more important
- Higher readout band
	- . New links to bring data faster on processing nodes
- Accurate online selection
	- High quality selection closer and closer to the detector readout
- Flexibility, Scalability, Upgradability
	- . More software less hardware

Where to use GPU in the trigger?

In High Level Trigger

- It is the "natural" place. If your problem can be parallelized (either for events or for algorithm) you can gain factor on speed-up \rightarrow smaller number of PC in Online Farm
- Few examples in backup slides
- . In Low Level Trigger
	- Bring power and flexibility of processors close to the data source \rightarrow more physics

Different Solutions

Brute force: PCs

- Bring all data on a huge pc farm, using fast (and eventually smart) routers.
- Pro: easy to program, flexibility; Cons: \bullet very expensive, most of resources just to process junk.

Rock Solid: Custom Hardware

- Build your own board with dedicated \bullet processors and links
- Pro: power, reliability; Cons: several \bullet years of R&D (sometimes to re-rebuild the wheel), limited flexibility

Elegant: FPGA

- Use a programmable logic to have a flexible way to apply your trigger conditions.
- Pro: flexibility and low deterministic \bullet latency; Cons: not so easy (up to now) to program, algorithm complexity limited by FPGA clock and logic.

Off-the-shelf: GPU

- Try to exploit hardware built for other \bullet purposes continuously developed for other reasons
- 35 Pro: cheap, flexible, scalable, PC based. Cons: Latency

36

• Latency: Is the GPU latency per event small enough to cope with the tiny latency of a low level trigger system? Is the latency stable enough for usage in synchronous trigger systems?

. Computing power: Is the GPU fast enough to take trigger decision at tens of MHz events rate?

Low Level trigger: NA62 Test bench

NA62:

- Fixed target experiment on SPS (slow extraction)
- Look for ultra-rare kaon decays (K->pi nu nubar)

RICH:

- 17 m long, 3 m in diameter, filled with Ne at 1 atm
- Reconstruct Cherenkov Rings to distinguish between pions and muons from 15 to 35 GeV
- 2 spots of 1000 PMs each
- Time resolution: 70 ps
- MisID: 5x10-3
- 37 10 MHz events: about 20 hits per particle

TEL62

AUX

- 512 HPTDC channels
- 5 FPGAs
- DDR2 memories for readout buffer
- Readout data are used for trigger primitives
	- Data and primitives transmission through eth
(UDP)

The NA62 "standard" TDAQ system

L0: Hardware **synchronous** level. 10 MHz to 1 MHz. Max latency 1 ms. L1: Software level. "Single detector". 1 MHz to 100 kHz L2: Software level. "Complete information level". 100 kHz to few kHz.

Latency: main problem of GPU computing

- Total latency \bullet dominated by double copy in Host RAM
- Decrease the data transfer time:
	- DMA (Direct Memory Access)
	- Custom manage of NIC buffers

"*Hide"* some component of the latency optimizing the multi-events $computing -40$

 \bullet

NaNet-10

- ALTERA Stratix V dev board (TERASIC DE5 -Net board)
	- PCIe x8 Gen3 (8 GB/s)
	- 4 SFP+ ports (Link speed up to 10Gb/s)
- GPUDirect /RDMA \bullet
- UDP offload support
- 4x10 Gb/s Links
- Stream processing on FPGA \bullet (merging, decompression, …)
- Working on 40 GbE (foreseen \bullet 100 GbE)

Readout event: 1.5 kb (1.5 Gb/s) GPU reduced event: 300 b (3 Gb/s)

> 8x1Gb/s links for data readout 4x1Gb/s Standard trigger primitives 4x1Gb/s GPU trigger

GPU NVIDIA K20:

- 2688 cores
- 3.9 Teraflops
- 6GB VRAM
- PCI ex.gen3
- 43 • Bandwidth: 250 GB/s

Ring fitting problem

Trackless

- no information from the tracker
- Difficult to merge information from many detectors at L0 \bullet
- Fast
	- Not iterative procedure
	- Events rate at levels of tens of MHz
- Low latency
	- Online (synchronous) trigger
- Accurate
	- Offline resolution required

- Multi rings on the market:
	- With seeds: Likelihood, Constrained Hough, …
	- Trackless: fiTQun, APFit, possibilistic clustering, Metropolis-Hastings, Hough transform, … 44

- New algorithm (Almagest) based on Ptolemy's theorem: *"A quadrilater is cyclic (the vertex lie on a circle) if and only if is valid the relation: AD*BC+AB*DC=AC*BD "*
- Design a procedure for parallel implementation

Almagest

starting points)

 $\ddot{}$ ii) Loop on the remaining points: if the next point does not satisfy the Ptolemy's condition then reject it

> iii) If the point satisfy the Ptolemy's condition then consider it for the

vi) Repeat by excluding the already used points

The XY plane is divided in a Grid The histograms of the distances is created for each point in the grid

Results in 2017 NA62 Run

G.Lamanna

– ISOTDAQ

– 20/2/2018 Vienna

Processing latency: below 200 us (compatible with the NA62 requirements)

Alice: HLT TPC online Tracking

2 kHz input at HLT, 5x10 ⁷ B/event, 25

HLT ATLAS and CMS

ATLAS

- Demonstrators in Run1
- Accelerator Process Extension(APE) Framework

- Inner Detector, tracking based on Cellular Automata(CA)
- Calorimeter, jet finding and clusterization based on CA
- I Muon, tracking based of hough transforms

CMS

- PATATRACK
- Cellular Automaton for pixels detector
- Test with 8xGPUs (GTX 1080)+24 $CPU \rightarrow 1$ box
- 51 Integration in the HLT CMS farm under study

CBM & STAR

- 10 ⁷ Au+Au collisions /s ä
- ~1000 tracks/event ä.
- trigger -less Ō.
- Since the continuos structure of the ä. beam ~10000 tracks/frame

Number of Events 100 0.4 0.2 2500 5000 7500 10000 12500 15000 **MC Tracks**

- 10 ⁷ events/s
- Full reconstruction for online selection: assuming 1-10 ms \rightarrow 10000 - 100000 CPU cores
- Tracking, EMC, PID,...
- First exercice: online tracking
- Comparison between the same code on FPGA and on GPU: the GPUs are 30% faster for this application (a factor 200 with respect to $CPU)$ 53

Ö

J Trigger

- Latency order from 10-1000 us
- Rate up to O(10 MHz) (per board)
- Tracking, Calorimeters, Pattern recognition

Simulation & Analysis

- Geant V
- Random number generator
- Fast linear algebra
- DNN
	- Data quality
	- Jet reconstruction

Conclusions

G.Lamanna - ISOTDAQ - 20/2/2018 Vienna *G.Lamanna – ISOTDAQ – 20/2/2018 Vienna*

SPARES

Computing vs LUT

- Accelerators: co -processors 100 for intensive 8Ũ SYSTEMS computing 60 Nowdays co - 40
- \bullet processors are connected through standard bus

ACCELERATORS/CO-PROCESSORS

Computing power

Theoretical Peak Floating Point Operations per Watt, Single Precision $10²$ O GTX-Than X^{NVIDIA-Than X} Hage River River Tesla KAO HD 6970 HD 7970 GHZ Ed. 17 Than XID ASTO HID 5870 HID 6970 HD 8970 FirePro W9100 59150 GFLOP/sec per Watt E5-2699-V3 E5-2699-VA E5-2699-V3 HD 3870 GTX 580 GTX 580 GTX 285 8800 GTS E5-2697 V2 GTX 280 E5-2690 **TSGOD INTEL Xeon CPUs** $10⁰$ $+5680$ NVIDIA GeForce GPUs **W5590 X5492** AMD Radeon GPUs **X5482 INTEL Xeon Phis** 2008 2010 2012 2014 2016

End of Year

Client:

- One HLT processing unit per core
- Offline & Online framework (Athena)
	- manage data
	- execute chains of algorithms
	- monitors data-processing

Server:

- Independent from Client framework
- Flexible hardware resources management (multi-devices)
- Preallocate memory for data and store constants

GPU in ATLAS HLT

Tracking is the most time consuming algorithm

- Sequential steps: silicon hit clustering, seeds creation, track following
- Parallelization on GPU of track-seeding
- Huge data multiplicity for a full-detector scan tracking: a GPU makes it feasible

Pair formation: 2D thread array checking for pairing conditions

Triplet formation through 2D thread block

GPU in ATLAS HLT: results

 $\boldsymbol{\omega}$ Ņ \overline{O}

Vienna

20/2/2018

1

DAQ

APElink TSE Det. $10G$ $[10GbE]$ I/OIF **MAC** Latency **BASE-KR** NaNet-1 (GbE) **Word** KM3link **APElink TDM UDP UDP Stuff** NaNet-10 **Multi-Stream Decom** N/A N/A pressor **Decompressor NaNet NaNet** Link **NaNet** Ctrl Ctrl Ctrl Ctrl **32bit Micro Memory Controller Controller**

Physical Link

Coding

Protocol

Manager

Data

Processing