



Introduction to Data AcQuisition



ISOTDAQ 2018: 9th International School of Trigger and Data Acquisition

Vienna, 14 Feb 2017

Andrea.Negri@pv.infn.it

Acknowledgment

- Lecture inherited from Wainer Vandelli
 - Material and ideas have been taken from:
 - CERN Summer Student lectures, N.Neufeld and C.Gaspar
 - the "Physics data acquisition and analysis" lessons given by R.Ferrari at the University of Parma, Italy
- Errors and flaws are mine



Introduction

- Aim of this lesson is to introduce the basic DAQ concepts avoiding as many technological details as possible
 - The following lectures will cover these aspects
 - I'll mostly refer to DAQ in High-Energy Physics



Outline

Introduction

- What is DAQ?
- Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, Busy, Backpressure
 - De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself



DAQ

- Wikipedia: data acquisition (DAQ) is the process of sampling signals that measure real world physical conditions and converting the resulting samples into digital numeric values that
- Data AcQuisition is an heterogeneous field
 - Boundaries not well defined
 - An alchemy of physics, electronics, networking, computer science, ...
 - Hacking and experience
 - ..., money and manpower matter as well

DAQ

- Wikipedia: data acquisition (DAQ) is the process of sampling signals that measure real world physical conditions and converting the resulting samples into digital numeric values that
- Data AcQuisition is an heterogeneous field
 - Boundaries not well defined
 - An alchemy of physics, electronics, networking, computer science, ...
 - Hacking and experience
 - ..., money and manpower matter as well



Overview

 Overall the main role of T & DAQ is to process the signals generated in a detector and saving the interesting information on a permanent storage



Overview

 Overall the main role of T & DAQ is to process the signals generated in a detector and saving the interesting information on a permanent storage



Trigger & DAQ

Alessandro's talk (intro)

- Trigger
 Mandred's talk (HW)
 - Either selects interesting events or rejects boring ones, in real time
 - i.e. with minimal controlled latency
 - time it takes to form and distribute its decision
- DAQ
 - Gathers data produced by detectors: Readout
 - Forms complete events:
 Data Collection and Event Building
 - Possibly feeds several trigger levels: HLT
 - Stores event data: Data Logging
 - Provides Run Control, Configuration, Monitoring

Data

Flow

Trigger & DAQ

Alessandro's talk (intro)

- Trigger
 <u>Mandred's talk (HW)</u>
 - Either selects interesting events or rejects boring ones, in real time
 - i.e. with minimal controlled latency
 - time it takes to form and distribute its decision
- DAQ Kostas' talk (HW)
 - Gathers data produced by detectors: Readout
 - Forms complete events:
 Data Collection and Event Building
 - Possibly feeds several trigger levels: HLT
 - Stores event data: Data Logging
 - Provides Run Control, Configuration, Monitoring

Gokhan's talk

Data

Flow

Trigger, DAQ and Controls



Outline

- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, Busy, Backpressure
 - De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself



Basic DAQ: periodic trigger

- Eg: measure temperature at a fixed frequency
 - ADC performs analog to digital conversion, digitization (our front-end electronics)
 - CPU does readout and processing
- System clearly limited by the time τ to process an "event"
 ADC conversion + CPU processing + Storage
- The DAQ maximum sustainable rate is simply the inverse of τ , e.g.:

$$\tau = 1 \text{ ms } \rightarrow \text{R} = 1/\tau = 1 \text{ kHz}$$



Basic DAQ: periodic trigger



Basic DAQ: periodic trigger



- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A physics trigger is needed
 - **Discriminator**: generate an output signal only if amplitude of input pulse is greater than a given threshold



- delay introduced to compensate for the **trigger latency**



- Events asynchronous and unpredictable
 - E.g.: beta decay studies
- A physics trigger is needed
 - **Discriminator**: generate an output signal only if amplitude of input pulse is greater than a given threshold



- delay introduced to compensate for the **trigger latency**



- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - a process rate f = 1 kHz, i.e. λ = 1 ms





• Let's assume for example - a process rate f = 1 kHz, i.e. λ = 1 ms - and, as before, $\tau = 1$ ms 1.0 $\lambda = 1 ms$ Probability of time (in ms) 0.8 between events for average decay rate of f=1kHz \rightarrow λ =1ms 0.6 odf 0.4 0.2 0.0 1 2 3 Δ 5 6 7 8 Time between events (ms)

Fluctuations in time between events

Stochastic process



- Stochastic process
 - Fluctuations in time between events
- Let's assume for example
 - a process rate f = 1 kHz, i.e. λ = 1 ms







- **Busy logic** avoids triggers while the system is busy in processing
 - E.g.: AND gate and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)



- **Busy logic** avoids triggers while the system is busy in processing
 - E.g.: AND gate and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - At the beginning the flipflop state is down and so one input of the AND gate is always up
 - via the NOT gate



- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND gate and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - If a trigger arrives, it finds the AND gate open
 - ADC is started
 - Flip-flop is flipped



- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND gate and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - If a trigger arrives, it finds the AND gate open
 - ADC is started
 - Flip-flop is flipped



- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND gate and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - Flip-flop is flipped
 - Now one AND input gate is steadily down



- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND gate and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - Any new trigger is inhibited by the AND gate
 - busy



- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND gate and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - At the end of processing flip-flop is flipped again
 - The system is ready to accept a new trigger



- Busy logic avoids triggers while the system is busy in processing
 - E.g.: AND gate and a latch
- Latch (flip-flop):
 - a bistable circuit that changes state (Q) by signals applied to the control inputs (SET, CLEAR)
 - At the end of processing flip-flop is flipped again
 - The system is ready to accept a new trigger



- Which (average) DAQ rate can we achieve now?
 - Reminder: w/ a clock trigger and $\tau = 1$ ms the limit is 1 kHz
- Definitions
 - f: average rate of physics phenomenon (input)
 - v: average rate of DAQ (output)
 - τ : deadtime, the time the system requires to process an event, without being able to handle other triggers
 - probabilities: P[busy] = $v \tau$; P[free] = 1 $v \tau$
- Therefore:

$$v = f P[free] \Rightarrow v = f(1 - v\tau) \Rightarrow v = \frac{I}{1 + f\tau}$$



ſ

- L. L.

- Which (average) DAQ rate can we achieve now?
 - Reminder: w/ a clock trigger and $\tau = 1$ ms the limit is 1 kHz
- Definitions
 - f: average rate of physics phenomenon (input)
 - v: average rate of DAQ (output)
 - τ : deadtime, the time the system requires to process an event, without being able to handle other triggers
 - probabilities: P[busy] = $v \tau$; P[free] = 1 $v \tau$
- Therefore:

$$v = fP[free] \Rightarrow v = f(1 - v\tau) \Rightarrow v = \frac{I}{1 + f\tau}$$



ſ

- L. L.

- Which (average) DAQ rate can we achieve now?
 - Reminder: w/ a clock trigger and $\tau = 1$ ms the limit is 1 kHz
- Definitions
 - f: average rate of physics phenomenon (input)
 - v: average rate of DAQ (output)
 - τ : deadtime, the time the system requires to process an event, without being able to handle other triggers
 - probabilities: P[busy] = $v \tau$; P[free] = 1 $v \tau$
- Therefore:

$$v = f P[free] \Rightarrow v = f(1 - v\tau) \Rightarrow v = \frac{I}{1 + f\tau}$$



ſ

- L. L.

- Which (average) DAQ rate can we achieve now?
 - Reminder: w/ a clock trigger and $\tau = 1$ ms the limit is 1 kHz
- Definitions
 - f: average rate of physics phenomenon (input)
 - v: average rate of DAQ (output)
 - τ : deadtime, the time the system requires to process an event, without being able to handle other triggers
 - probabilities: P[busy] = $v \tau$; P[free] = 1 $v \tau$
- Therefore:

$$v = f P[free] \Rightarrow v = f(1 - v\tau) \Rightarrow v = \frac{l}{1 + f\tau}$$



ſ

- Due to stochastic fluctuations
 - DAQ rate always < physics rate $v = \frac{1}{1+f\tau} < f$

- Efficiency always < 100% $\epsilon = \frac{N_{saved}}{N_{tot}} = \frac{1}{1+f\tau} < 100\%$



- Due to stochastic fluctuations
 - DAQ rate always < physics rate $v = \frac{f}{1+f\tau} < f$

- Efficiency always < 100% $\epsilon = \frac{1}{N}$

$$= \frac{N_{saved}}{N_{tot}} = \frac{1}{1+f\tau} < 100\%$$

N T



1.0



- In order to obtain $\epsilon{\sim}100\%$ (i.e.: v~f) $~\rightarrow$ fr << 1 \rightarrow τ << λ

- E.g.: $\epsilon \sim 99\%$ for f = 1 kHz $~\rightarrow~\tau <$ 0.01 ms \rightarrow 1/ $\tau >$ 100 kHz
- To cope with the input signal fluctuations, we have to **over-design** our DAQ system **by a factor 100**!
- How can we mitigate this effect?



- In order to obtain $\epsilon{\sim}100\%$ (i.e.: $\nu{\sim}f$) $~\rightarrow$ fr << 1 \rightarrow τ << λ
 - E.g.: $\epsilon \sim 99\%$ for f = 1 kHz $~\rightarrow~\tau <$ 0.01 ms \rightarrow 1/ $\tau >$ 100 kHz

 To cope with the input signal fluctuations, we have to **over-design** our DAQ system **by a factor 100**!

• How can we mitigate this effect?





- In order to obtain $\epsilon{\sim}100\%$ (i.e.: $\nu{\sim}f$) $~\to f\tau << 1 \to \tau << \lambda$
 - E.g.: $\epsilon \sim 99\%$ for f = 1 kHz $~\rightarrow~\tau <$ 0.01 ms $\rightarrow 1/\tau >$ 100 kHz
 - To cope with the input signal fluctuations, we have to over-design our DAQ system by a factor 100!
- How can we mitigate this effect?

De-randomization



De-randomization



Queuing theory



- Efficiency vs traffic intensity ($\rho = \tau / \lambda$) for different queue depths
 - $\rho > 1$: the system is overloaded ($\tau > \lambda$)
 - $\rho \ll 1$: the output is over-designed ($\tau \ll \lambda$)
 - $\rho \sim 1$: using a queue, high efficiency obtained even w/ moderate depth
- Analytic calculation possible for very simple systems only
 - Otherwise MonteCarlo simulation is required

De-randomization summary

- The FIFO decouples the low latency front-end from the data processing
 - Minimize the amount of "unnecessary" fast components
- ~100% efficiency w/ minimal deadtime achievable if
 - ADC can operate at rate >> f
 - Data processing and storing operate at a rate ~ f
- Could the delay be replaced with a "FIFO"?
 - Analog pipelines, heavily used in LHC DAQs



De-randomization summary

- The FIFO decouples the low latency front-end from the data processing
 - Minimize the amount of "unnecessary" fast components
- ~100% efficiency w/ minimal deadtime achievable if
 - ADC can operate at rate >> f
 - Data processing and storing operate at a rate ~ f
- Could the delay be replaced with a "FIFO"?
 - Analog pipelines, heavily used in LHC DAQs



Collider setup

- Particle collisions are synchronous
 - So, do we still need de-randomization buffers?
- But the time distribution of triggers is random
 - Good events are unpredictable
- De-randomization still needed
- More complex busy logic to protect buffers and detectors
 - Eg: accept n events every m bunch crossings
 - Eg: prevent some dangerous trigger patterns



Collider setup

- Particle collisions are synchronous
 - So, do we still need de-randomization buffers?
- But the time distribution of triggers is random
 - Good events are unpredictable
- De-randomization still needed
- More complex busy logic to protect buffers and detectors
 - Eg: accept n events every m bunch crossings
 - Eg: prevent some dangerous trigger patterns



Outline

- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, Busy, Backpressure
 - De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself



• Adding more channels requires a hierarchical structure committed to the data handling and conveyance



• Adding more channels requires a hierarchical structure committed to the data handling and conveyance



 Adding more channels requires a hierarchical structure committed to the data handling and conveyance



• Adding more channels requires a hierarchical structure committed to the data handling and conveyance



• Adding more channels requires a hierarchical structure committed to the data handling and conveyance



- Buffering usually needed at every level
 - DAQ can be seen as a multi level buffering system



Backpressure

- If a system/buffer gets saturated
 - the "pressure" is propagated upstream (back-pressure)



- Up to exert busy to the trigger system
- Debugging: where is the source of backpressure?
 - follow the buffers occupancy via the monitoring system

Backpressure

- If a system/buffer gets saturated
 - the "pressure" is propagated upstream (back-pressure)



- Up to exert busy to the trigger system
- Debugging: where is the source of backpressure?
 - follow the buffers occupancy via the monitoring system

Talks and Labs on specific topics

asic: Ozgur

fpga: Hannes, Manoel, lab 5



Building blocks

• Reading out data or building events out of many channels requires many components



Readout Topology

- How to organize the interconnections inside the building blocks and between building blocks?
 - How to connect data sources and data destinations?
 - Two main classes: **bus** or **network**



 Warning: bus and network are generic concepts that can be easily confused with their most common implementations

Readout Topology

- How to organize the interconnections inside the building blocks and between building blocks?
 - How to connect data sources and data destinations?
 - Two main classes: **bus** or **network**



 Warning: bus and network are generic concepts that can be easily confused with their most common implementations

Buses

Markus' talk



Devices connected via a shared bus

- Bus \rightarrow group of electrical lines

- Devices can be **master** or **slave**

Sharing implies arbitration

- Devices can be addresses





Bus facts

- Simple :-)
 - Fixed number of lines (bus-width)
 - Devices have to follow well defined interfaces
 - Mechanical, electrical, communication, ...
- Scalability issues :-(
 - Bus bandwidth is shared among all the devices
 - Maximum bus width is limited
 - Maximum number of devices depends on bus length
 - Maximum bus frequency is inversely proportional to the bus length
 - On the long term, other "effects" might limit the scalability of your system



Bus facts



On the long term, other "effects" might limit the scalability of your system

Lab 9

Network

• All devices are equal

- Devices <u>communicate directly</u> with each other via messages
- No arbitration, simultaneous communications
- Examples:
 - Telephone, Ethernet, Infiniband, ...
- In switched networks, switches move messages between sources and destinations
 - Find the right path
 - Handle **congestions** (two messages with the same destination at the same time)
 - The key is









Lab 9

Network

• All devices are equal

- Devices <u>communicate directly</u> with each other via messages
- No arbitration, simultaneous communications
- Examples:
 - Telephone, Ethernet, Infiniband, ...
- In switched networks, switches move messages between sources and destinations
 - Find the right path
 - Handle **congestions** (two messages with the same destination at the same time)
 - The key is buffering









Network

- Networks scale well (and allow redundancy)
 - They are the backbones of LHC DAQ systems



Outline

- Introduction
 - What is DAQ?
 - Overall framework
- Basic DAQ concepts
 - Digitization, Latency
 - Deadtime, De-randomization
- Scaling up
 - Readout and Event Building
 - Buses vs Network
- Do it yourself





DAQ Mentoring

- Study the trigger properties
 - Periodic or stochastic, continuous or bunched
- Consider the needed efficiency
 - It is good to keep operation margins, but avoid over-sizing
- Identify the fluctuation sources and size adequate buffering mechanisms
 - Watch out: (deterministic) complex systems introduce fluctuations: multi-threaded software, network communications, ...
- An adequate buffer is not a huge buffer
 - Makes your system less stable and responsive, prone to divergences and oscillations. Overall it decreases reliability

DAQ Mentoring

- Keep it simple, keep under control the number of free parameters without losing flexibility
 - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?
- Problems require perseverance
 - Be careful, a rare little glitch in your DAQ might be the symptom of a major issue with your data
- In any case, ...

DAQ Mentoring

- Keep it simple, keep under control the number of free parameters without losing flexibility
 - Have you ever heard about SUSY phase-space scans? Do you really want something like that for your DAQ system?

DON'T PANIC

- Problems require perseverance
 - Be careful, a rare little glitch in your DAQ might be the symptom of a major issue with your data
- In any case, ...