Advanced FPGA Design

Jan Pospíšil, CERN BE-BI-BP j.pospisil@cern.ch ISOTDAQ 2018, Vienna

Acknowledgement

• Manoel Barros Marin (CERN)

– lecturer of ISOTDAQ-17

- Markus Joos (CERN)
 - & other organisers of ISOTDAQ-18
- Andrea Borga (NikheF), Torsten Alt (FIAS)

- for their contribution to this lecture

• All colleagues from **CERN BE-BI-BP**



Outline

... from the previous lesson

Key concepts about FPGA design

FPGA gateware design work flow

Summary



Outline

... from the previous lesson

Key concepts about FPGA design

FPGA gateware design work flow

Summary



What is an FPGA?

A Field-Programmable Gate Array (FPGA) is an <u>integrated circuit</u> designed to be <u>configured</u> by a customer or a designer <u>after manufacturing</u> – hence "field-programmable".


https://en.wikipedia.org/wiki/Field-programmable_gate_array






FPGA Fabric

- Matrix-like structure
- I/O cells
- Logic cells (LUT, D flip-flops...)
- Configurable interconnect








22/02/2018


Advanced FPGA Design, ISOTDAQ 2018, Vienna

Hard Blocks





FPGA Design Flow





Outline

... from the previous lesson

Key concepts about FPGA design

FPGA gateware design work flow

Summary



FPGA Gateware Design is <u>not</u> a Programming



- Software programming
 - Code translated into program (set of instructions)
 - Program executed sequentially (on CPU)
 - Parallelism achieved by running program on multiple cores
 - Processing structures and instruction sets are <u>fixed</u>
- FPGA gateware design
 - Processing structures defined by HW designer
 - Individual elements and their connections are described
 - by schematics or Hardware Description Language (HDL)
 - <u>Intrinsically parallel</u>, sequentialbehavior achieved by registers and Finite-State-Machines (FSMs)



HDL is Used for Describing Hardware

- Example of a WAIT statement (programming language vs. HDL)
 - In programming language (e.g. C, Unix, #include <unistd.h>)
 sleep(5); // sleep 5 seconds
 - In HDL (e.g. VHDL):
 - Not synthesizable (only for simulation test benches)

```
wait for 5 sec; -- handy for TB clocks
```

• Synthesizable (for simulation and <u>FPGA implementation</u>)

```
simple delay counter : process (delay rst, delay clk)
begin -- process
 if delay rst = '1' then
    s count
              <= 0;
    s_delay_done <= '0';</pre>
  elsif rising edge(delay clk) then
    if delay ena = '1' then
      if delay ld = '1' then
        s count <= delay ld value;</pre>
      else
        s_count <= s_count - 1;</pre>
      end if:
    end if:
    if s count = 0 then
      s delay done <= '1';</pre>
    else
      s delay done <= '0';</pre>
    end if;
  end if;
 end process;
```



22/02/2018

Register Transfer Level (RTL)

http://en.wikipedia.org/wiki/Register-transfer_level


A design abstraction which models a synchronous digital circuit in terms of the flow of digital signals (data) between registers and logical operations performed on those signals

HDL is Used for Describing Hardware

- Example of a WAIT statement (programming language vs. HDL)
 - In programming language (e.g. C, Unix, #include <unistd.h>)
 sleep(5); // sleep 5 seconds
 - In HDL (e.g. VHDL):
 - Not synthesizable (only for simulation test benches)


```
wait for 5 sec; -- handy for TB clocks
```

o Synthesizable (for simulation and FPGA implementation)



Timing in FPGA Gateware is Critical

• Data propagates in the form of electrical signals through the FPGA




• If these signals do not arrive to their destination on time...

The consequences may be catastrophic!!!



When designing FPGA gateware you have to think





Outline


... from the previous lesson

Key concepts about FPGA design

FPGA gateware design work flow

Summary









This is the most critical step...

The rest of the design process is based on it!




- 1. Gather requirements
- 2. Specify:



- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)


Application Specific Gateware






- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)

General Purpose Gateware






- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)
 - Features needed (SoC, multi-gigabit transceivers...)



- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)
 - Features needed (SoC, multi-gigabit transceivers...)
 - FPGA vendor (Xilinx, Intel (Altera), Microsemi (Actel), Lattice...)



Small FPGA vendors may target specific markets (Microsemi offers high reliable FPGAs...)





22/02/2018

- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)
 - Features needed (SoC, multi-gigabit transceivers...)
 - FPGA vendor (Xilinx, Intel (Altera), Microsemi (Actel),
 - Electronic board (custom or COTS*)

Custom Board



COTS board (Xilinx Devkit)





(*) Commercial Off-The-Shelf (COTS)



- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)
 - Features needed (SoC, multi-gigabit transceivers...)
 - FPGA vendor (Xilinx, Intel (Altera), Microsemi (Actel), Lattice...)
 - Electronic board (custom or COTS)
 - Development tools (FPGA vendor or commercial)

FPGA Vendor Tools








22/02/2018

Commercial Tools

- Gather requirements 1.
- 2. Specify:
 - Target application (specific or general purpose)
 - Features needed (SoC, multi-gigabit transceivers...)
 - FPGA vendor (Xilinx, Intel (Altera), Microsemi (Actel),
 - Electronic board (custom or COTS)
 - Development tools (FPGA vendor or commercial)
 - **Optimization (speed, area, power or none/default)**







22/02/2018






- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)
 - Features needed (SoC, multi-gigabit transceivers...)
 - FPGA vendor (Xilinx, Intel (Altera), Microsemi (Actel)
 - Electronic board (custom or COTS)
 - Development tools (FPGA vendor or commercial)
 - Optimization (speed, area, power or none/defaultion)
 - Design entry (schematics or HDL which?)

HDL most popular for RTL design but... Schematics may be better in some cases (SoC bus interconnect...)



31					
32	entity XuLA	2 is			
33	Port (PB1	:	in	STD_LOGIC;
34	1	PB2		in	STD_LOGIC;
35	1	PB3		in	STD LOGIC;
36	1	PB4		in	STD LOGIC;
37	:	LED1		out	STD_LOGIC;
38	:	LED2		out	STD_LOGIC;
39	:	LED3		out	STD_LOGIC;
40	:	LED4		out	STD_LOGIC);
41	end XuLA_2;				
42					
43	architecture	Behavioral	of)	ULA	2 is





- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)
 - Features needed (SoC, multi-gigabit transceivers...)
 - FPGA vendor (Xilinx, Intel (Altera), Microsemi (Actel), Lattice...)
 - Electronic board (custom or COTS)
 - Development tools (FPGA vendor or commercial)
 - Optimization (speed, area, power or none/default)
 - Design entry (schematics or HDL which?)
 - Coding convention

Your code should be readable

TICS OF TIDE - WHICH	variable i	variable warning convention			
description	extension	example			
variable	prefix v	v_Buffer			
alias	prefix a	a_Bit5			
constant	prefix c	c_Lenght			
type definition	prefix t	t_MyType			
generics	prefix g	g_Width			

How to write

• FSM

Variable Namina Convention

• Synchronizers

- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purple)
 - Features needed (SoC, multi-gigabit transc
 - FPGA vendor (Xilinx, Intel (Altera), Microse
 - Electronic board (custom or COTS)
 - Development tools (FPGA vendor or comn
 - Optimization (speed, area, power or none/detaul
 - Design entry (schematics or HDL which?)
 - Coding convention
 - Tool interface (GUI, scripts, both)

Info: Quartus Prime Fitter was successful. 0 errors, 70 warnings					
Info: Peak virtual memory: 5679 megabytes					
Info: Processing ended: Wed Jan 31 13:50:58 2018					
Info: Elapsed time: 00:14:45					
Info: Total CPU time (on all processors): 00:45:15					
[fosfor@kravicka Quartus]\$					

& Quartus II - D:/Users/SVN/PROJECTS/L	JARTAUART_VHDL_9	IAUART_TOP - UART_TO	P - [uart_	top.vhd]				
Elle Edit Yew Broject Assignments Proc	cessing <u>T</u> ools <u>Window</u>	Help						- 8 ×
00000000000000	UART_TOP	· × /		00000	t 🔿 🥸 t	0		
Project Navigator	- × @	uart_top.vhd		1				
Entity		aut_top.vnd						
Stratix III: EP35L70F780C2	12	26 mentity	UART_T	OP is				^
B-B UART_TOP	and a second		ort (
- interfaceAva interfaceAva int	44	28		- Avalon interface si	gnals			(3)
B-1 BxFIF0.BxFIF0_inst	in M							. D X
		Wave Tools Lavoy, Doolynamis a	indow their					1.11
UART_DIV.UART_DIV		0210-ME 0200	3 91	4 44 SF 200 au 2 32 32 3	1 3 6 E 1 1 1	1 141 141		
	T Svestate 100 \$	1 - 7 X + Layout Cover	11.	1 8-9-04-5		LETERLESI		
THE OWNT_TPLCOTE.OWN			and the second second			· · · · · · · · · · · · · · · · · · ·		
1940	- 3- Seatti		4 9 6		0 IO II # 2			the water
	d Coverage Aggregator() - Defa			whe belak				058
Hierarchy Files of Design Un		Design unit Design unit byse test delta(rill) dechtecture	(30% COX -	D C III IWA	Hegs			
Tasks	OfF	delta(rtl) Architecture			(out tous)			
Flow. Compilation	antrol_DIST	nicro Piotula tx.postessint0 Architecture		cost 1				
and the second se	Site State Contract of Contrac	(er, jeunnissa Hodan		address 0000	3000	0.00		
	famb_DOT	post_processor(H) Ardytecture arbitrator(H) Ardytecture						
the build being the	fsaddrux_BIST	fs_add_munit6 Architecture						
	CELLIND	node_two_control Hodule (FoceRDID) Architecture		Tro Jul indicate 1				
Fitter [Fisce & Floure	COLTXI	Nocel(H) Architecture	-	-d ffoungty_reb. 0				
	C Polane S Menary La	2 Detah Stratur		a dia kon pded 0		CARGON BROADING TOTAL OF		
the burner states	1.44	N Of Dean Treater 4		-distançalık 0 -distançalık 1		าหากการเหลือการการการการการการการการการการการการการก	กระการการการการการการการการการการการการการก	JUUUUUU
AND LEPOLDS	later	In the local lines of	*#×					
		Grid Mode (14->3, 3,	->1H	e-Second states	(DUT Outputs)			
<			1		(col copies)			-
	able_address 12011000 able_write 1	Net Cut II		- Contract		1	1 1	
1 Ka 100					000 ng	i 2000 ta	30000 mil	1000
	atle_save 00000000 atle_retore 00000000	Fact. Col 4 Mart 20 0	2	Curry 1	Ent			
2.10			1	× x x x x x x x x x	110			2
2 des		Net 25 D Single Cod D						
	Million and a second			Code Covereze Anabale			10.000	Hex.
4			- Contraction of the	Expressions - by instance (/test_deltaiCOP/tr	atare"(MH)		Eignession	XXI
Cl fitantos	et na work.noie two contro		- sox	SH BER_DECOMPACT.V SV LLAD CEV(S) <= (data	In A section a			
& Sustem & Processing & Futual # Loading	sg work.fifocell(rtl)		-	. 1148 ene[3] C+ [nne]		an) 1) :		
Message 2	()X ₂ 1242 average addill + (s					2) * mel2) } z		
E message.				 Xg 1244 h(□1) 1) Xg 1246 (b(□1)) 1) 				100
For Help, press F1				Az 1248 (b[1])))))				
				(a)X _E 1250 (b[(33))))	31.3.2			
				→X ₂ 1252 (b[1]])))) (b)X ₂ 1254 (b[1]]))))				
	e Vanner - Pitterscript -		11	⊕X _E 3294 (0[7]))))			processor and a second	¥
permit store	s Delta: 0 se	where detection the half indicate	1.7				2976 ns to 43385 m	6 d

Xilinx ISE Tcl console

Tcl Console					
Command> xtdsh gbt_fpga.td xilinx virtex7					
📃 Console 🔇 Errors 🔬 Warnings	Tcl Console	🕅 Find in Files Results			



- 1. Gather requirements
- 2. Specify:
 - Target application (specific or general purpose)
 - Features needed (SoC, multi-gigabit transceivers...)
 - FPGA vendor (Xilinx, Intel (Altera), Microsemi (Actel), Lattice...)
 - Electronic board (custom or COTS)
 - Development tools (FPGA vendor or commercial)
 - Optimization (speed, area, power or none/default)
 - Design entry (schematics or HDL which?)
 - Coding convention
 - Tool interface (GUI, scripts, both)
 - Code/project management (SVN, GIT...)










- 3. Block diagram of the system
 - FPGA logic
 - But also related/connected devices






- 4. Pin planning
 - Critical for board development



- One type of location constraints






Design Entry

• System should be Modular


- Modules and instantiations
- Separated Data & Control paths
- Well defined clock and reset schemes
- Design at RTL level (think hard...ware)



- Code should be **Reusable**
 - Add primitives (and modules) by inference when possible
 - Parameterize code (VHDL generics, SystemVerilog parameters...)
 - Centralize parameters (VHDL packages, SystemVerilog packages...)
 - Use configurable modules interfaces (VHDL records, SystemVerilog interfaces)
 - Use standard features (I2C, SPI, Wishbone...)
 - Use existing IP cores (e.g. from www.OpenCores.org)
 - Avoid vendor specific IP Cores when possible
 - Talk with your colleagues and see what other FPGA designers are doing




Design Entry: Coding for Synthesis





Design Entry: Synchronous Design

- <u>All memory elements are synchronized on clock</u>
- Simplifies the designing process
- Synchronous design separates:
 - Combinatorial logic (logic function)
 - Sequential logic (memory elements)




 FPGAs architecture and tools are designed to be use with synchronous designs – use it!



Design Entry: Synchronous Design

<u>Combinatorial</u> logic rules


- Sensitivity list must include ALL input signals
 Otherwise outputs can be non-responsive under changes of inputs
- ALL output signals must be assigned under ALL possible input conditions
 Otherwise undesired latches can be created (asynchronous storage element)
- No feedback from output to input signals
 Otherwise unknown output states (metastability) & undesired latches



Design Entry: Synchronous Design

• <u>Sequential</u> logic rules

- Only clock signal (and asynchronous set/reset when used) in sensitivity list
 Otherwise undesired combinatorial logic can be produced
- All registers of the sequence must be triggered by the same clock
 Otherwise metastability can happen
- Include all registers of the sequence in the same reset branch
 Otherwise undesired register values can appear after reset





Design Entry: Synchronous Design

• Synchronous design rules

- FULLY synchronous design
 - No combinatorial feedback
 - No asynchronous latches


Otherwise design tools can do incorrect analysis

- Time-constrain ALL input/output signals (registering may help) Otherwise uncontrolled length of paths can happen
- Properly design the reset scheme (mentioned later)
 Otherwise undesired register values can appear after reset
- Properly design the clocking scheme (mentioned later)
 Otherwise metastability & resources misuse can happen
- Properly handle Clock Domain Crossings (CDC) (mentioned later) Otherwise metastability can happen



Design Entry: Finite State Machines

- Finite State Machines (FSMs):
 - Digital logic circuit with a finite number of internal states
 - Used modelling sequential behavior
 - Two variants of FSM
 - \circ Moore: outputs depends only on the current state of the FSM
 - \circ $\,$ Mealy: outputs depends on the current state of the FSM and current values of inputs $\,$
 - Modelled by State Transition Diagrams



- Many different FSM coding styles (But not all of them are good!!)
- FSM coding considerations:
 - \circ $\,$ Dutputs may be assigned during states or state transitions $\,$
 - Be careful with unreachable/illegal states



You should use

SYNCHRONOUS RESET

by default

Design Entry: Reset Scheme

- Used to initialize registers outputs to a know state
- It has a direct impact on:
 - Performance
 - Logic utilization
 - Reliability
- Different approaches:
 - \circ Asynchronous

Pros: No free running clock required, easier timing closure

Cons: skew, glitches, simulation mismatch, difficult to debug, extra constraints, etc.

 \circ Synchronous

Pros: No Skew, No Glitches, No simulation mismatch, Easier to debug, No extra constraints, etc.. **Cons:** Free-running clock required, More difficult timing closure

o No Reset Scheme

Pros; Easier Routing, Less resources, Easiest timing closure **Cons:** Only reset at power up (in some devices not even that...) <- In fact, reset is not always needed

• Hybrid: Usually in big designs (Avoid when possible!!!)





A bad reset scheme may get you crazy!!!


Design Entry: Clock Scheme

Clocking resources are very precious!!!

- Clock regions
- Clock trees (Global & Local)
- Other FPGA clocking resources
 - Clock capable pins
 - Clock buffers
 - Clock Multiplexors
 - PLLs & DCM
- Bad practices when designing your clocking scheme











Clock Domain Crossing (CDC): <u>The problem</u>

- Clock Domain Crossing (CDC) : passing a signal from one clock domain to another (A to B)
- If clocks are unrelated to each other (asynchronous) timing analysis is not possible
- Setup and Hold times of FlipFlop B are likely to be violated -> Metastability!!!






• Clock Domain Crossing (CDC)





• Clock Domain Crossing (CDC): The solution

Avoid creating unnecessary clock domains





Design Entry: Primitives & IP Cores

- **Primitives:** Basic components of the FPGA
 - Vendor (and device) specific
 - E.g. buffers (1/0 & clock), registers, BRAMs, DSP blocks...
- Hard IP Cores: Complex hardware blocks embedded into the FPGA
 - Vendor (and device) specific
 - Fixed I/O location
 - In many cases they may be set through GUI (wizards)
 - E.g. PLLs, multi-gigabit transceivers, Ethernet MAC, CPU...
- Soft IP Cores: Complex (or simple) modules ready to be implemented
 - They may be
 - vendor specific (encryption code, memory controller...) or
 - vendor agnostic (commercial or open source (<u>www.OpenCores.org</u>))
 - In many cases they may be set through GUI (wizards)
- Two ways of adding Primitives & IP Cores to your system:
 - <u>Instantiation</u>: The module is EXPLICITLY added to the system
 - <u>Inference</u>: The module is IMPLICITLY added to the system



Instantiated FlipFlop (for Microsemi ProAsic3)

```
DFN1C1 FlipFlop (
   .D (Input_D),
   .CLK (Clk),
   .CLR (Rst),
   .Q (Output_Q));
```


Inferred FlipFlop (Verilog)

```
always @ (posedge Clk or posedge Rst)
begin
    if (Rst)
        Output_Q <= 0;
    else
        Output_Q <= Input_D;
    end</pre>
```

Synthesis

• What does it do?

- Translates the schematic or HDL code into elementary logic functions
- Defines the connection of these elementary functions
- The FPGA design tool optimizes the design during synthesis
 - It may do undesired changes to the system (e.g. remove modules, change signal names, etc.)!!!
- Always check the synthesis report
 - Warnings & Errors
 - Estimated resource utilization
 - Optimizations
 - And more...
 - And also check the RTL/Technology viewers




Example of Synthesis Report

Constraints: Timing

- Timing requirements for all paths must be provided to the FPGA design tool
- Defined in a constraint files (Xilinx .XDC, Altera .SDC) can be generated in GUI
- Most common types of constraints
 - Input paths
 - Output paths
 - Register-to-register paths (combinatorial paths)
 - Path specific exceptions (e.g. false path, multi-cycle paths, etc.)
- To efficiently specify these constraints:
 - 1) Begin with global constraints
 - 2) Add path specific exceptions as needed (only for special cases)
- Over-constrained system is difficult to route





TIMEGRP DATA_IN OFFSET = IN 1 VALID 3 BEFORE CLK RISING;



Constraints: Physical


• Pin planning

Synthesized Design - netlist 2 - synth 2 constrs 2 xc7k70tfbg484-2	make active										
netlist 1 - synth 1 constrs 2 xc7k70tfbg484-2 × netlist 2 - synth 2 constrs 2 xc7k70tfbg484-2 ×											
	Open										
Netlist _ 🗆 🖻 🗡	Package X Device X										
🛣 🖆 🛃	1 2 3 4 5 6 7 8 9 10 11 12 1										
🕅 bft 🔹 🔺											
🗄 🖓 🧰 Nets (1918)											
🖶 🔂 Primitives (336)											
arnd1 (round_1)											
arnd2 (round_2)											
∎ arnd3 (round_3)											
arnd4 (round_4)											
egressLoop[0].egressFifo (FifoBuffer_NO9_egressLoop_0_eg											
gressLoop[1].egressFifo (FifoBuffer) gressLoop[2].egressFifo (FifoBuffer NO3 egressLoop 2 eg											
egressLoop[2].egressFifo (FifoBuffer_NO8_egressLoop_2_eg											
egressLoop[3].egressFifo (FifoBuffer_NO14_egressLoop_4_e											
egression [5] egress in (in oburier _ to 14_egression											
< III > III											
💩 Sources 🕅 Netlist											

As previously mentioned... You should prepare Pin Planning during Specification Stage

• Floorplanning

- Only when really needed
- To place logic close to their related I/O pins
- To avoid routing across the chip
- Can improve timing (faster system speed)
- Over-constrained system is difficult to route






Implementation

The FPGA design tool:

- 1) Translates timing and physical constraints in order to guide the implementation
- 2) Maps the synthesized netlist:
 - \circ Logic elements to FPGA logic cells
 - \circ Hard IP cores to FPGA hard blocks
 - \circ $\,$ Verifies that the design can fit the target device
- 3) Places and Routes (P&R) the mapped netlist:
 - \circ Physical placement of the FPGA logic cells
 - $\circ~$ Physical placement of the FPGA hard blocks
 - \circ $\ \mbox{Routing of the signals through the interconnect network & clock tree$
- The FPGA design tool may be set for different optimizations (Speed, Area, Power or none)
- Physical placement and timing change after re-implementing (use constraints to minimize these changes)
- You should always check the different reports generated during implementation





Static Timing Analysis


- The FPGA design tool analyses the signals propagation delays and clock relationships after implementation
- A timing report is generated, including the paths that did not meet the timing requirements
 - Rule of thumb for timing violations: Initial synthesis & Implementation Setup violations: Too long combinatorial paths Hold violations: Issue with CDC and/or path specific exceptions The timing closure flow: YES DONE **Design meets timing?** NO **Timing constraint Physical constraints FPGA** design tool options **Design changes** (floorplanning) changes changes changes **Re-synthesis Re-implementation**




Bitstream Generation & FPGA Programming

• Bitstream:

- Binary file containing the FPGA configuration data
- Each FPGA vendor has its own bitstream file format (e.g. .bit (Xilinx), .sof (Altera))
- FPGA programming:
 - Bitstream is loaded into the FPGA through JTAG or SPI
 - Configuration data may be stored in on-board FLASH and loaded by the FPGA at power up
 - Remote programming (e.g. through Ethernet)
 - Multiboot/Safe FPGA configuration



Multiboot/Safe FPGA configuration diagrams






Simulation


- Event-based simulation to recreate the parallel nature of digital designs
- Verification of individual modules or full systems
- HDL simulators:
 - Most popular: Modelsim
 - Other simulators: Vivado Simulator (Xilinx), Icarus Verilog (Open-source)...
- Different levels of simulation
 - <u>Behavioral</u>: simulates only the behavior of the design
 - <u>Functional</u>: uses realistic functional models for the target technology
 - <u>Timing</u>: most accurate, uses Implemented design

Slow Very Slow

Fast



Simulator wave window



In-System Analyzers & Virtual I/Os

- Your design is up... and also running?
- Most FPGA vendors provide in-system analyzers & virtual I/Os
- Can be embedded into the design and controlled by JTAG
- Allow monitoring but also controlling the FPGA signals
- Minimize interfering with your system by:

Placing extra registers between the monitored signals and the In-System Analyser

- It is useful to spy inside the FPGA... but the issue may come from the rest of the board!!!
- Remember... it is HARDWARE

In-System Analyser (Altera SignalTap II)

log: 2	log: 2006/05/0 click to insert time bar											
Туре	Alias		-1	9 1	2	3	4	5	6	7	8	9
Ø		.E	013h	X	012h		X					013h
0			01010101010101010		19191919191919191	2626262626263	12121212121212	10101010101010	12121212121212	0.0.0.0.0.0.0.0	0101010101010	0.010.000.010.010
0												
0												
Ø		[:	8CBCh	X 008Ch X	000	9h	X cc	BDh X				8CBD
0												
6												
Ø				1		23.11						
0				1								
				1					FFFFh			

Virtual I/Os (Xilinx VIO)


INO Console - DEV:0 MyDevice0 (XC7K325T) UNIT:0 MyVIO0 (VIO)	r ⊠ ⊠				
Bus/Signal					
LATENCY-OPTIMIZED GBT LINK (LOW WHEN STANDARD GBT)	۲				
- TX PLL LOCKED	0				
- MGT READY	0				
-RX_WORDCLK ALIGNED (ALIGNED TO TX_WORDCLK) (LOW WHEN STANDARD GBT)	•				
-RX_FRAMECLK ALIGNED (ALIGNED TO TX_FRAMECLK) (LOW WHEN STANDARD GBT)	0				
- RX GBT READY	•				
← RX BITSLIP NUMBER	00				
- FPGA_CLKOUT ('0' -> TX_FRAMECLK '1' -> TX_WORDCLK)	0				
◦ LOOPBACK ('0' -> NORMAL '2' -> PMA LOOPBACK) (XILINX UG366 PAGE 124)	0				
- GENERAL RESET	л				
← ENCODING SELECTOR ('0' -> GBT FRAME '1' -> WIDE-BUS)	0				
← PATTERN SELECT ('1' -> COUNTER '2' -> STATIC others -> ND DATA ERROR DETECTION)	2				
-RESET RX GBT READY LOST FLAG	л				
- RX GBT READY LOST FLAG					
-RESET DATA ERROR SEEN FLAG	л				
- COMMON DATA ERROR SEEN FLAG	0				
-WIDE-BUS EXTRA DATA ERROR SEEN FLAG					
-ENC8B10B EXTRA DATA ERROR SEEN FLAG	0				
- TX HEADER SELECTOR ('0' -> IDLE '1' -> DATA)	л				
RX HEADER IS DATA FLAG ('0' -> IDLE '1' -> DATA)	0				




Debugging Techniques

Divide & Conquer

Follow the chain










CERN

After debugging...



best regards,

Outline

... from the previous lesson

Key concepts about FPGA design

FPGA gateware design work flow

Summary



What to Remember

• FPGA gateware design is <u>not a programming</u>

• HDL are used for <u>describing hardware</u>

• <u>Timing is critical</u> in FPGA gateware design



What to Remember – GW Flow

- Plan, plan and plan again
- Modular and reusable system
- Coding for synthesis
- Resets and clocks schemes
- Clock Domain Crossing
- Constraint the design properly
- Read all the reports
- Be methodic when debugging & use all tools available
- A running system is not the end of the road... (documentation, maintenance, user support)



Additional Resources

• There are nice papers & books but...

 FPGA vendors provide very good documentation about all topics mentioned in this lecture



Any questions?

Jan Pospíšil j.pospisil@cern.ch





Advanced FPGA Design, ISOTDAQ 2018, Vienna