

Calibration of ALPIDE pixel chips for the 2020 ALICE upgrade

Phillip Masterson

The ALPIDE pixel chip





Figure 5.2.: Layout of the upgraded [ITS](#), taken from [64](#).

(Some figures from Felix Reidt's 2016 thesis)






Figure 5.6.: Front-end circuitry of the pALPIDE-1/2.




Inner barrel HIC, Pre-calibration



Post-calibration

Tuning ITHR



Tuning VCASN

