

Trip Report

Sofia Vallecorsa

SFT group meeting - July 2017

2017 Focus Topics



"ISC High Performance focuses on HPC technological development and its application in scientific fields, as well as its adoption in commercial environments"

HPC Systems

- Exascale System Developments (Architecture & Concepts)
- Processor Technologies for HPC and AI
- Memory Outlook
- Interconnects for HPC Systems
- Programming Models (Concepts for Exascale)

HPC Applications & Algorithms

- Life Sciences
- Energy Exploration
- Turbulences & Combustion
- Advanced Material Science
- Algorithms for Extreme Scale in Practice
- Large Scale Engineering & Cloud Computing

HPC Trends & Challenges

- High Performance Visualization
- Big Data Experiments & Big Data Analysis
- Quantum Annealing for Combinatorial Optimization Problems

Deep Learning Day (Changing the HPC Landscape)

Industrial Day (HPC for Industry)

Overview

- 3 days conference and exhibition
- Tutorials
- Workshops
- 450 speakers
- 150 exhibitors
- 3200 attendees



41.58%	43.91%	10.86%	3.64%
Academia	Industry	Students	Media

Technical program

ISC 2017 TECH PROGRAM

- ISC 2017 had 275 submissions in total:
 - 65 research papers; 22 accepted.
 - 37 research poster submissions; 21 accepted.
 - 35 project poster submissions; 25 accepted.
 - 23 PhD forum submissions; 13 accepted.
 - 47 BOF submissions; 26 accepted.
 - 42 Tutorial submissions; 13 accepted.
 - 26 workshop submissions; 21 accepted.
- Of the 275 submissions 141 accepted.





Networks

- Conference keynote by Jennifer Tour Chayes, Microsoft Research
- Dedicated Deep Learning day:
 - How Deep Learning is Changing the HPC Landscape
 - Autonomous driving an Connected Vehicles



Generative Adversarial Networks Architecture for Image Synthesis from Text

> Zeynep Akata Max-Planck Institute for Informatics

> > June 21, 2017

Deep Representations of Visual Descriptions





HPC

- The HPC event in Europe
- Showcase of most powerful systems

SUNWAY TAIHULIGHT

- SW26010 processor (Chinese design, ISA, & fab)
- 1.45 GHz
- Node = 260 Cores (1 socket)
 - 4 core groups
 - 32 GB memory
- 40,960 nodes in the system
- 10,649,600 cores total
- 1.31 PB of primary memory (DDR3).
- 125.4 Pflop/s theoretical peak
- 93 Pflop/s HPL, 74% peak
- 15.3 Mwatts water cooled
- 3 of the 6 finalists for Gordon Bell Award@SC16

	#	Site	Manufacturer	Computer	Country	Cores	Rmax [Pflops]	Power [MW]
	1	National Supercomputing Center in Wuxi	NRCPC	Sunway TaihuLight NRCPC Sunway SW26010, 260C 1.45GHz	China	10,649,600	93.0	15.4
	2	National University of Defense Technology	NUDT	Tianhe-2 NUDT TH-IVB-FEP, Xeon 12C 2.2GHz, IntelXeon Phi	China	3,120,000	33.9	17.8
	3	Swiss National Supercomputing Centre (CSCS)	Cray	Piz Daint Cray XC50, Xeon E5 12C 2.6GHz, Aries, NVIDIA Tesla P100	Switzerland	361,760	19.6	2.27
	4	Oak Ridge National Laboratory	Cray	Titan Cray XK7, Opteron 16C 2.2GHz, Gemini, NVIDIA K20x	USA	560,640	17.6	8.21
	5	Lawrence Livermore National Laboratory	IBM	Sequoia BlueGene/Q, Power BQC 16C 1.6GHz, Custom	USA	1,572,864	17.2	7.89
	6	Lawrence Berkeley National Laboratory	Cray	Cori Cray XC40, Intel Xeons Phi 7250 68C 1.4 GHz, Aries	USA	622,336	14.0	3.94
	7	JCAHPC Joint Center for Advanced HPC	Fujitsu	Oakforest-PACS PRIMERGY CX1640 M1, Intel Xeons Phi 7250 68C 1.4 GHz, OmniPath	Japan	556,104	13.6	2.72
	8	RIKEN Advanced Institute for Computational Science	Fujitsu	K Computer SPARC64 VIIIfx 2.0GHz, Tofu Interconnect	Japan	795,024	10.5	12.7
	9	Argonne National Laboratory	IBM	Mira BlueGene/Q, Power BQC 16C 1.6GHz, Custom	USA	786,432	8.59	3.95
Ì	10	Los Alamos NL / Sandia NL	Cray	Trinity Cray XC40, Xeon E5 16C 2.3GHz, Aries	USA	301,0564	8.10	4.23







Compiler construction as tax evasion Engaging with applications to exploit domain-specific optimisations can be incredibly fruitful Software: Compiling general purpose languages is worthy but usually incremental Two topics: taxation and representation Compiler architecture is all about designing intermediate representations – that make hard things look easy 65 years of Tools to deliver domain-specific optimisations often have domain-specific Paul Kellv representations Group Leader, Software Premature lowering is the constant enemy (appropriate lowering is great) **Performance Optimisation** compiler Department of Computing Along the way, we learn something about building better Imperial College London general-purpose compilers and programming Joint work with David Ham (Imperial Maths) abstractions development Storage layou Lawrence Mitchell (Imperial Computing) Drill vertically, expand horizontally And many others.... Register allocation College **Turing tax evasion Imperial College** FPGAs Turing tax London Fetch-execute Perf. Area Enrgy/frame But since it doesn't involve communication, it's not the important thing Alan Turing (1912-1954) (mm^2) (fps) (mJ) Intel (720x480 SD) 30 122 742 realised we could use digital Registers Intel (1280x720 HD) 122 2023 11 technology to implement any ASIC 30 8 4 Because if we know the program's dataflow, we can use wires and computable function latches to pass data from functional unit to functional unit Proposed "universal" ed et al. ISCA 20 Cache computing device -The "**Turing Tax**" is a term for the If we know exactly when the reuse will occur, we can program a single device which, overhead (performance, cost, or energy) of movement to and from local fast memory explicitly with the right program, universality in this sense can implement any Vectorisation That is, the performance difference computable function between a special-purpose device and a Message aggregation without further general-purpose one Inspector-executor configuration One of the fundamental questions of Dependence, points-to, parallelization computer architecture is to how to

reduce the Turing Tax

Imperial College Why I do what I do, and what I've learned

Exhibition







A long fruitful relation with Intel

- Intel has just funded our second IPCC on a ML based tool for Fast Simulation in GeantV
- We presented our first results on GAN application to calorimeter simulation
- Meeting with several ML specialists
 - Study scaling on KNL cluster (MARCONI system @CINECA)
 - Port our code to NEON framework

"New IPCC at CERN Pushes Code Modernization"

InsideHPC

"CERN Modernizes Code with IPCC"

GOParallel



No batch normalisation in the last step, LeakyRelu, no hidden dense layers e, Adam optimiser e



Batch training

Some generated images

First results look very promising!
Qualitative results show no collapse problem
GAN generated electron

ARM ARM





CAVIUM



- Leader in energy efficient processors, extending to the HPC environment
 - Fujitsu Post-K to replace (#5 top500) computer-K at RIKEN supercomputer center in 2020
 - Mont-Blanc phase3 Exascale project uses Cavium's ThunderX2
- Longer vector extensions to effectively provide massive computational throughput for HPC
- Scalable Vector Extension (SVE: 128 to 2,048 bit) with vector-length-agnostic programming model
 - Orthogonal to existing 128-bit Neon SIMD
- New Cortex-A systems targeted to ML workloads





- Supports vector-length agnostic (VLA) programming that adapts to available vector length
- Introduces novel features to improve compiler vectorization (per-lane predication, gather-load/scatter-load,..)
- A unique challenge for software!
- Very interesting meeting with ARM senior engineers
 - Benchmark compiler vectorisation on GeantV code
 - Test our 3dGAN network training on the new architectures

https://developer.arm.com/hpc/a-sneak-peek-into-sve-and-vla-programming

Cavium



- A well know processors manufacturer
- We met Avinash Sodani, a former senior Intel engineer, head of the KNL design team, now at Cavium
- Co-development of a custom accelerator targeted to GeantV simulation workload
 - Hardware acceleration for Machine Learning
 - Further meetings to discuss GeantV code design (data layout and processing flow) and the machine learning approach







IBM



- IBM to deliver new hardware to CERN (openlab)
- GeantV is part of the physics WG of the OpenPOWER foundation

(resp. Marilena)

 Proposal to fund a doctoral student to work on GeantV optimisation for Power architectures

HPC Redefined – Join the AI Revolution



S822LC for HPC is engineered both **flat** and **fat**

- Data flows freely across system
- Nearly as broad from CPU: GPU as System Memory: CPU
- Big pipes between GPUs on the same socket

Designed for AI, Deep Learning

- GPU:GPU communication
- Unified memory + CPU:GPU NVLink carry data large deep learning models
- Superior Tensorflow, Caffe performance







- NVIDIA is still leading the way on DL hw
- Demand for GPU @CERN is high!



NVIDIA DGX-1 Al supercomputer-in-a-box



Meeting to discuss collaboration on our new ML project and GeantV deployment on GPU

42.5 TF FP64, 85 TF FP32, 170 TF FP16 perf 8x Tesla P100 16GB NVLink Hybrid Cube Mesh **Optimized Deep Learning Software Stack** Dual Xeon 7 TB SSD Deep Learning Cache Dual 10GbE, Quad IB 100Gb 3RU - 3200W





TESLA V100

TOP FOUR REASONS FOR ATTENDING





- ISC is a huge event bringing academia and industry together
 - High level technical program including innovative applications in many different fields
- Networking is one of the main reasons for attending ISC
- This edition was particularly useful for us
 - Recognition of the work done
 - Collaboration with experts
 - Building collaboration

Thanks!