## Pixel readout chip for the HL-LHC



### Benjamin Nachman on behalf of the <u>RD53 Collaboration</u>

Lawrence Berkeley National Laboratory

#### <u>AWL 2017</u>

**Outline**: Introduction ---+ Challenges of the HL-LHC ----+ FE65P2 chip ---+ Optimization studies

#### Pixel Module Specs for the HL-LHC



#### Pixel Module Specs for the HL-LHC

#### Our goal: push the hybrid detector / to the extreme



#### The future: Higher bandwidth, hit rate, radiation damage





**RD53** Collaboration is designing a chip to meet these specs

### The Challenge of the HL-LHC

Generation	Run 1 (FEI3, PSI46)	Runs 2+3 (FEI4, PSI46DIG)	Runs 4+5
Chip Size	7.5 x 10.5 mm <sup>2</sup> 8 x 10 mm <sup>2</sup>	20 x 20 mm <sup>2</sup> 8 x 10 mm <sup>2</sup>	> 20 x 20 mm <sup>2</sup>
Transistors	3.5 M 1.3 M	87 M	~1 G
Hit Rate	100 MHz/cm <sup>2</sup>	400 MHz/cm <sup>2</sup>	~2 GHz/cm <sup>2</sup>
Hit Memory / Chip	0.1 Mb	1 Mb	~16 Mb
Trigger Rate	100 kHz	100 kHz	200 kHz - 1MHz
Trigger Latency	2.5 us 3.2 us	2.5 us 3.2 us	6 - 20 us
Readout rate	40 Mb/s	320 Mb/s	1-4 Gb/s
Radiation	100 Mrad	200 Mrad	1 Grad
Technology	250 nm	130 nm 250 nm	65 nm
Power	~1/4 W/cm <sup>2</sup>	~1/4 W/cm <sup>2</sup>	1/2 - 1 W/cm <sup>2</sup>

### Working toward an HL-LHC chip (sociology first)

ATLAS and CMS (and CLIC) have come together to design a state-of-the art 65 nm readout chip(s)



**RD-53 Collaboration Home** 







### Working toward an HL-LHC chip: RD53A

# The RD53A prototype chip will demonstrate the needed performance. We will soon submit the design for fabrication.



### Analog Islands in a Digital Sea

#### The pixel matrix is organized into 8 x 8 pixel cores

Circuitry around islands not identical (globally optimized)

Core is small enough for transistor-level simulations

Memory shared between 4 x 1 or 4 x 4 pixels (more on next slide)



#### 50 x 50 um<sup>2</sup> pixels

#### 20 mm ; 400 pixels

#### **Readout Windows**

# Readout regions N x M pixel regions; helps to recover small hits. ATLAS uses 2 x 2 - will that be optimal for the HL-LHC?



#### Working toward an HL-LHC chip: RD53A

## RD53A is a chip-of-chips with 3 analog front-ends (output of the cores is the same for each)



~Chipix65 demonstrator~

#### ~FE65P2 demonstrator~

### 50 x 50 um<sup>2</sup> pixels 20 mm ; 400 pixels

#### Working toward an HL-LHC chip: RD53A

## RD53A is a chip-of-chips with 3 analog front-ends (output of the cores is the same for each)



### A proto-RD53A chip: FE65P2

# FE65P2 is a demonstrator chip for the RD53A differential analog front end.



sensor bumpbonded to chip at SLAC 8 columns with different analog 'flavors' leakage current compensation, increased amplifier gate width, etc.

#### FE65P2: Charge Measurement



13

### FE65P2: Threshold Stability







#### FE65P2 Modules: First Beam Studies





#### Berkeley Cyclotron

## SLAC End Station





15

### FE65P2 Modules: First Beam Studies



### Optimization studies: Use of charge

10

2500

q p [MeV]

-2000 -1500 -1000 -500

0

500

1000

1500



full analog readout while the ATLAS FEI3/4 use 8/4 bits of charge (measured in ToT)

17

### Optimization studies: Use of charge



#### Resolution: one-particle clusters

For a fixed number of bits, prefer higher ToT @ MIP

bits	Resolution	
1	0.29	
2	0.19	
3	0.16	
4	0.15	
5	0.14	
infty	0.13	

(for path-length corrected MIP)





#### Down-sampling

Can add digital logic so that N digitized bits are stored as  $M \le N$  bits.

There are  $\begin{pmatrix} 2^N - 2 \\ 2^M - 2 \end{pmatrix}$  possible functions mapping N to M bits.





#### Efficiency



Counting longer increases precision but also in-pixel pileup

Could mitigate by counting faster than 40 MHz, but if fixed:

there is a tradeoff between dynamic range (charge / ToT + N bits) and efficiency

**N.B.** can't just reduce N bits - still need to discharge overflow!

#### Fast (analog) discharge



#### Conclusions / outlook

The HL-LHC will be an extreme environment for tracking.

The RD53 collaboration has formed to pool resources in order to be able to maintain and exceed current performance.



## Backup



#### **Readout Windows**

# Readout regions N x M pixel regions; helps to recover small hits. ATLAS uses 2 x 2 - will that be optimal for the HL-LHC?



25

#### Time over Threshold Method

