

Pixel readout chip for the HL-LHC




Benjamin Nachman

on behalf of the RD53 Collaboration

Lawrence Berkeley National Laboratory

AWL 2017

Outline: Introduction → Challenges of the HL-LHC
→ FE65P2 chip → Optimization studies




pitch: 50 x 50 μm²
or 25 x 100 μm²

~100-150 μm

not to scale

Design set by the innermost layer (~30 mm from interaction)

Our goal: push the hybrid detector to the extreme






GHz/cm² ~0.1%/pixel/BC

Gbps/cm² ~streaming live audio from each pixel

1 Grad



RD53 Collaboration is designing a chip to meet these specs

Generation	Run 1 (FEI3, PSI46)	Runs 2+3 (FEI4, PSI46DIG)	Runs 4+5
Chip Size	7.5 x 10.5 mm ² 8 x 10 mm ²	20 x 20 mm ² 8 x 10 mm ²	> 20 x 20 mm ²
Transistors	3.5 M 1.3 M	87 M	~1 G
Hit Rate	100 MHz/cm ²	400 MHz/cm ²	~2 GHz/cm ²
Hit Memory / Chip	0.1 Mb	1 Mb	~16 Mb
Trigger Rate	100 kHz	100 kHz	200 kHz - 1MHz
Trigger Latency	2.5 us 3.2 us	2.5 us 3.2 us	6 - 20 us
Readout rate	40 Mb/s	320 Mb/s	1-4 Gb/s
Radiation	100 Mrad	200 Mrad	1 Grad
Technology	250 nm	130 nm 250 nm	65 nm
Power	~1/4 W/cm ²	~1/4 W/cm ²	1/2 - 1 W/cm ²

ATLAS and CMS (and CLIC) have come together to design a state-of-the-art 65 nm readout chip(s)




RD-53 Collaboration Home




RD-53 will develop the tools and designs needed to produce the next generation of pixel readout chips needed by [ATLAS](#) and [CMS](#) at the [HL-LHC](#). There is also interest and participation by [CLIC](#). More details can be found in the [collaboration proposal](#).

* [News](#) * [Meetings](#) * [Documents](#) (including papers) * [Press](#) * [Conferences](#) *

RD-53 Organization



The RD53A prototype chip will demonstrate the needed performance. We will soon submit the design for fabrication.




The pixel matrix is organized into 8 x 8 pixel cores

Circuitry around islands not identical (globally optimized)

Core is small enough for transistor-level simulations

Memory shared between 4 x 1 or 4 x 4 pixels (more on next slide)




11.8 mm ; 192 pixels

50 x 50 μm^2 pixels


20 mm ; 400 pixels

Readout regions $N \times M$ pixel regions; helps to recover small hits. ATLAS uses 2×2 - will that be optimal for the HL-LHC?



RD53A is a chip-of-chips with 3 analog front-ends
(output of the cores is the same for each)


Synchronous



synchronous discriminator can be used for a fast ToT counter


~Chipix65 demonstrator~

Linear



single amplification stage for minimal power consumption

Differential




differential threshold reduces coherent noise

~FE65P2 demonstrator~

11.8 mm ; 192 pixels

50 x 50 μm^2 pixels


20 mm ; 400 pixels




RD53A is a chip-of-chips with 3 analog front-ends
(output of the cores is the same for each)

11.8 mm ; 192 pixels

I'll focus on the
FE65P2 demonstrator
that implements the
differential analog
front end



Differential




~FE65P2 demonstrator~



50 x 50 μm^2 pixels

20 mm ; 400 pixels




FE65P2 is a demonstrator chip for the RD53A differential analog front end.






sensor bump-bonded to chip at SLAC




8 columns with different analog 'flavors'
leakage current compensation,
increased amplifier gate width, etc.





For comparison: 100 μm thick sensor \sim 8ke MIP peak prior to irradiation







Berkeley Cyclotron

SLAC End Station






Capacitive
coupling-induced
charge sharing

diffusion part (left plot)

$$\sim \frac{(6-3) \text{ ToT} \times 400e / \text{ToT}}{6 \times (80 \text{ e}/\mu\text{m}) \times (150 \mu\text{m})} \sim 2\% \text{ (typical)}$$


more than MIP




JINST 9 (2014) P09009

As we design the RD53 chip, we have an opportunity to make optimal use of its readout

There is (useful) information contained in the analog signal




ATL-PHYS-PUB-2016-007



ATLAS-PIX-2015-002

The Run 1 CMS detector had a full analog readout while the ATLAS FEI3/4 use 8/4 bits of charge (measured in ToT)




As we design the RD53 chip, we have an opportunity to make optimal use of its readout

Question: what is the "best" way to store/utilize charge?



There is (useful) information contained in the analog signal





The Run 1 CMS detector had a full analog readout while the ATLAS FEI3/4 use 8/4 bits of charge (measured in ToT)

For a fixed number of bits, prefer higher ToT @ MIP

bits	Resolution
1	0.29
2	0.19
3	0.16
4	0.15
5	0.14
infty	0.13



(for path-length corrected MIP)




ceiling: $1/\sqrt{12} \sim 0.29$

Can add digital logic so that N digitized bits are stored as $M \leq N$ bits.

There are $\binom{2^N - 2}{2^M - 2}$ possible functions mapping N to M bits.







Counting longer increases precision but also **in-pixel pileup**

Could mitigate by counting faster than 40 MHz, but if fixed:

there is a tradeoff between dynamic range
(charge / ToT + N bits) and efficiency


N.B. can't just reduce N bits - still need to discharge overflow!

What if you could ~instantly remove charge when the counter reached $2^N - 1$?



The HL-LHC will be an extreme environment for tracking.



The RD53 collaboration has formed to pool resources in order to be able to maintain and exceed current performance.



Backup

Readout regions $N \times M$ pixel regions; helps to recover small hits. ATLAS uses 2×2 - will that be optimal for the HL-LHC?

11.8 mm ; 192 pixels



50 x 50 μm^2 pixels

20 mm ; 400 pixels

