

# RICH experience with MiniDAQ2

Antonino Sergi

# Outline


- Few (recycled) RICH slides:
  - An overview of our application
  - A couple of useful details
- Inter-system clock phases
  - Annoying stuff
- WinCC amenities
  - Our panels
  - Packaging and repo



# Overview

- Successful test beam, but:
  - Phase alignment for the e-links can be annoying and unstable
  - Clock generation could be improved
  - Added input FIFO to delay 1 orbit (3564 clock cycles) to align data and trigger in the MiniDAQ1; just a patch: it will not be in the final design
- Plans for a final design, rad-hard:
  - Move the orbit synchronization in the MiniDAQ (up to them) **Done, but not fully tested**
  - Move most of the functionality in the TELL40 (Steve's suggestion) **Done**
  - Reorganize the clock distribution:
    - Drop the MMCM **Done**
    - Try to make it synchronous with the 40MHz master clock **Done**
  - Try to exploit Xilinx Partial Reconfiguration (PR) to minimize configuration time (15s/FPGA on MiniDAQ1 **Done**)
  - Introduce Triple Module Redundancy (TMR), integrated with PR
    - Hierarchical design and implementation **Done**
    - Thin down the firmware as much as possible **Done**
    - Identify critical signals and apply triple voted logic **Done**
    - Exploit TELL40 to react to failures **Done, but not fully tested**


# Old architecture (full functionality)



## Full functionality on detector:

- Reading TFC commands
- Flagging data
- Not rad-hard

# Thinned architecture with PR and TMR



Individually reconfigurable modules:

- Voters can be part of them or not

# Firmwares interaction and integration

- Master clock at 40MHz via GBTx
  - Multiplied by GBTx to 160MHz (we use e-links at 320Mb/s DDR) and delivered to FPGAs
  - We don't use any PLL to get 40MHz, but a clock buffer divider
  - We don't use the clock lines from the e-links
- 40MHz is used to pack the data
- 160MHz is used to serialize data to send via e-links
  - Individual serializers for e-links need to be aligned to the correct phase
- We managed to guarantee that the internal 40MHz is in phase with the master 40MHz
  - Otherwise .... the misalignment of data changes at each startup
  - We use the incoming e-links (for TFC) at 80Mb/s DDR



# WinCC panels

The screenshot shows the WinCC MiniDAQ control panel. At the top, the title bar reads "MiniDAQ: TOP (MiniDAQ - MiniDAQ2; #1)". The main interface is divided into several sections:

- System State:** A dropdown menu shows "MiniDAQ" selected, and the system state is "RUNNING".
- Sub-System State:** A table lists sub-systems and their states:

Sub-System	State
DAQ	RUNNING
MEP	READY
TFC	RUNNING
RICH	NOT_READY
- RICH TEST CONTROL:** This section contains various controls for the RICH test:
  - Buttons for "Load Firmware" and "Configure".
  - DTM0, DTM1, and DTM2 input fields, each with a checkmark and a value of 80000000.
  - A "Fibres to align" section with a row of 17 checkboxes (numbered 17 to 06) and a "Save" button.
  - "BXID Offset" set to 1DB and "TELL40 correction" checked.
  - Buttons for "Start trigger delay scan", "Start BX offset scan", "Trigger delay/BXID offset", and "DAC scan".
  - Buttons for "Threshold scan" and "Stop RUNNING".
  - Buttons for "Counter Reset" and "MiniDAQ Expert".
  - Checkboxes for "ExtComm" and "AutoPilot", both checked.
  - "Run Number" set to 642.
  - Triggers and Rate table:

Triggers	Rate
Raw	475641246
Gated	10001
- Messages:** A text area at the bottom left for displaying messages.
- Close:** A button at the bottom right.

- What is provided is ok for quick tests, but starting to use it for measurements we needed more:
  - run number
  - step runs
    - threshold scan
    - DAC scan
    - latency scans
  - FE configuration:
    - CLARO config
    - loading firmware
  - Recipes
- Mostly compatible with MiniDAQ1

# WinCC panels

Pdmdb2 Control (MiniDAQ - MiniDAQ2; #1)

### PDMDB Control

Pdmdb2

GBT 2 Initialize

#### Data Links

GBT files

DTM	Program GBT0	Link	Program GBT1	Link
DTM0	Program GBT0	0	Program GBT1	0
	<input type="checkbox"/> Enabled		<input type="checkbox"/> Enabled	
DTM1	Program GBT0	8	Program GBT1	0
	<input checked="" type="checkbox"/> Enabled		<input type="checkbox"/> Enabled	
DTM2	Program GBT0	0	Program GBT1	0
	<input type="checkbox"/> Enabled		<input type="checkbox"/> Enabled	

Program all GBTs Check GBTs

Fast Mode

FPGA0 Filename  
FPGA1 Filename  
FPGA2 Filename

Ignore TFC  Force SYNC  Force TP  Counter da

Enabled  Enabled  Enabled

Align phases  
Align phases 2  Calib Pattern

Configure FPGA0 Configure FPGA1 Configure FPGA2

FPGA0 FPGA1 FPGA2 Load Firmware

#### CLARO

Claro Config Filename  
/home/WinCC/ConfigFiles/claro-thr7-TP.txt

Program Claros FEBs  All Disabled Set Claro configuration Check Claros

Configure All

Messages

Close

Firmware selection for FPGA1 (MiniDAQ - MiniDAQ2; #1)

PR\_TMR ed4bf14

Apply Program FPGA


PR\_TMR Data\_Packer\_inst  
 PR\_TMR Reset\_Control\_inst0  
 PR\_TMR Reset\_Control\_inst1  
 PR\_TMR Reset\_Control\_inst2  
 PR\_TMR Reset\_Control\_inst3  
 PR\_TMR TFC\_inst0  
 PR\_TMR TFC\_inst1  
 PR\_TMR TFC\_inst2  
 PR\_TMR TFC\_inst3  
 PR\_TMR Voter\_TFC\_inst  
 PR\_TMR Vtr\_Rst\_Cntrl\_inst

Close

- SCA-I2C/SPI/JTAG are supported for a single instruction:
  - we needed a bunch of panels and scripts
- A lot faster (x10) on MiniDAQ2
  - CPU usage of GBtServ, WCCOAx ~20%



# WinCC panels



- Recipes are still a dev feature:
  - only one recipe in the FW
  - we supplemented it cheating

# Summary

- Detector side:
  - BXID flagging: offsets and latency may not be obvious to find, especially with asynchronous triggers (test beam case)
  - GBTx e-links phase alignment: it took some effort to make it reproducible after powercycles
- MiniDAQ2
  - After patching the LLI clock tree it is usable (standalone)
  - Significant improvement on the SCA side in terms of speed of operation
    - 1.1MB Xilinx (compressed) bitstream
      - MiniDAQ1: 15(30) seconds with GbtServ off(on)
      - MiniDAQ2: 2-3 seconds
    - Useful in tests
    - Very relevant in real applications
  - The first one broke after a few weeks of usage (DC-DC converters), and it's being replaced
- WinCC
  - It usually works (besides versioning stuff)
  - To use it for test beams or measurements quite some work is required
  - Not very multi-developer friendly yet (subdetector components)