


# FCC RADIATION ENVIRONMENT: AN UNPRECEDENTED CHALLENGE FOR MOS TRANSISTORS

GIULIO BORGHELLO  
giulio.borghello@cern.ch




RADIATION EFFECTS	IONIZING	NON-IONIZING
CUMULATIVE	TOTAL IONIZING DOSE (TID)	DISPLACEMENT DAMAGE
STOCHASTIC	<del>SINGLE EVENT EFFECTS</del>	-----

**Cumulative:** The higher the radiation level, the larger the damage.

Highest radiation levels:

**DETECTORS**




How MOS transistors respond to TID?

Why should we care about it?

Processor	N. Transistor	Year	Designer
Apple A11 Bionic (hexa-core ARM64 "mobile SoC")	4,300,000,000	2017	Apple
8-core Ryzen	4,800,000,000	2017	AMD
IBM z14	6,100,000,000	2017	IBM
Xbox One X (Project Scorpio) main SoC	7,000,000,000	2017	Microsoft/AMD
Centriq 2400	18,000,000,000	2017	Qualcomm

Source: [https://en.wikipedia.org/wiki/Transistor\\_count](https://en.wikipedia.org/wiki/Transistor_count)

Commercial processors




Example:

**MPA** (Macro Pixel ASIC)


For **CMS** outer tracker:

**~1.5M of transistors**




Courtesy of Davide Ceresa, CERN  
(EP-ESE-ME section)

**Billions of transistors  
for each experiment!**



Source: [https://en.wikipedia.org/wiki/Transistor\\_count](https://en.wikipedia.org/wiki/Transistor_count)

***Some aspects*** of MOS  
radiation response  
improve with scaling.



**LHC experiments**  
(Currently used).

**HL-LHC experiments.**

Radiation hardness  
test ongoing.

**FinFETs!**

iPhone 8 – X


Source:  
<https://en.wikichip.org/wiki/apple/ax/a11>

Qualcomm Snapdragon 835


Source:  
[https://en.wikipedia.org/wiki/Qualcomm\\_Snapdragon](https://en.wikipedia.org/wiki/Qualcomm_Snapdragon)

Technology node  
(i.e. minimum available channel length).  
*Besides reducing the min. channel length, a number  
of innovations are introduced between two nodes!*

CERN community  
accumulated almost  
15 years of delay.










We want:

- **High** maximum current.
- **Low** leakage current.  
(ideally zero leakage current)







- Large increase of leakage current.
- Peak around 10~30 kGy.
- **Extremely process-dependent.**




Severe maximum current degradation for pMOS.






Large increase of leakage current in some manufacturers.




Severe maximum current degradation.

65 nm




28 nm



Severe maximum current degradation.

After C.Zhang et al.,  
"Characterization of GigaRad Total Ionizing Dose and Annealing Effects on 28 nm Bulk MOSFETs",  
IEEE TNS 64, n.10, Oct.2017.

Large increase of leakage current.




Results obtained in the context of the *Scaltech28* (INFN) and *GigaRadMOST* (SNSF) projects.

Below 28 nm:  
Planar MOSFETs → FinFETs


FinFETs  $\leq 22$  nm

4+ orders of  
magnitude @3 kGy  
(FCChh: 100-5000 MGy)

Large increase of leakage current!










After I. Chatterjee et al., "Bias Dependence of Total-Dose Effects in Bulk FinFETs", IEEE TNS 60, n.6, 2013




After H. Hughes et al., "Total Ionizing Dose Radiation Effects on 14 nm FinFET and SOI UTBB Technologies," 2015 IEEE Radiation Effects Data Workshop (REDW), Boston, MA, 2015, pp. 1-6.

# Future technologies (likable)

Source: *International roadmap for devices and systems - 2016 edition - more moore white paper*  
[https://irds.ieee.org/images/files/pdf/2016\\_MM.pdf](https://irds.ieee.org/images/files/pdf/2016_MM.pdf)

YEAR OF PRODUCTION	2015	2017	2019	2021	2024	2027	2030
Logic device technology naming	P70M56	P54M36	P42M24	P32M20	P24M12G1	P24M12G2	P24M12G3
Logic industry "Node Range" Labeling (nm)	"16/14"	"11/10"	"8/7"	"6/5"	"4/3"	"3/2.5"	"2/1.5"
Logic device structure options	finFET FDSOI	finFET FDSOI	finFET LGAA	finFET LGAA VGAA	VGAA, M3D	VGAA, M3D	VGAA, M3D
	 FinFET FDSOI	 FinFET FDSOI	 Lateral Nanowire FinFET	 Vertical Nanowire Lateral Nanowire	 Vertical Nanowire Monolithic 3D	 Vertical Nanowire Monolithic 3D	 Vertical Nanowire Monolithic 3D



"Standard"  
MOSFET

Gate All Around  
(GAA) nanowire

After S. Ren et al., in *IEEE Transactions on Nuclear Science*, vol. 62, no. 6, pp. 2888-2893, Dec. 2015.

New technologies could be more rad-hard, but:

- Very small literature on TID effects.
- We are **very far from commercial products.**

Expected TID in FCChh:

100 – 5000 MGy

X-ray irradiation facility at CERN can provide (MAX):

~ 0.1 MGy/h

To perform TID experiments:

~ 40 days – 5+ years

## Displacement Damage

MOSFET are usually not sensitive to DD.

However fluence in the FCChh can be two order of magnitude higher than in the HL-LHC!

To be tested!



# CONCLUSIONS

- ❑ TID expected in FCChh is extremely large.
  - TID strongly affects MOS transistors performance.
  - Current technology cannot withstand the FCChh levels of TID.
  - Radiation response extremely technology dependent.
  - Almost impossible to foreseen the behaviour of future technologies.
    - Need to be tested!
  - Ways to perform high-TID experiments within a reasonable time have to be found.
- ❑ DD may lead to additional failure mechanisms.
  - Need to be tested!
- ❑ Radiation-induced degradation of MOS transistors performance may represent a limit to the physics exploitation of the FCC.