



ALICE trigger upgrade

Luis Alberto Pérez Moreno (FCFM - BUAP)

On behalf of the ALICE-CTP group



Triggering Discoveries in High Energy Physics II Puebla – Puebla, México.

February – 1st – 2018

Outline

A Large Ion Collider Experiment









ALICE is designed to study the physics of strongly interacting matter at extreme conditions of energy density and temperature, and in the particular the properties of the Quark Gluon Plasma (QGP), using nucleus-nucleus (A-A) collisions.



state of matter $\sim 10 \ \mu s$ after big bang





ALICE main goals: to study the properties of the QGP

- o Thermodynamics...
- o Flow
- o Evolution
- o Parton interaction with the medium.

Using several probes in a broadd P_T range: -> heavy-flavor, quarkonia, jets, photons, dileptons, strangeness...

Physics limitations

o Some probes are not fully exploited due to insufficient statistics or large combinational background.

Introduction (ALICE present detector layout)

A Large Ion Collider Experiment



p_T (GeV/c)

Introduction (Summary of Upgrades)

A Large Ion Collider Experiment



Triggering Discoveries in High Energy Physics II

Design (ALICE architecture for Run 3)



ALICE Run 3

- •New ITS (Inner Tracking System)
- 25 x 10⁹ Channels.
- CTP-FEE direct links

• New TPC (Time Projection Chamber).

- Technology GEM.
- Faster readout electronics.
- Nuevo CTP (Central Trigger Processor)
- New Trigger Electronics (CTP + LTUs)

•Online & Offline (O2) system

• Online tracking & data compression

■TOF & TRD

- Faster Readout
- New trigger detector (FIT)



A Large Ion Collider Experiment

Triggering Discoveries in High Energy Physics II

February - 1st - 2018

CTP Requirements for Run 3

A Large Ion Collider Experiment



Triggering Discoveries in High Energy Physics II

Design Proposal (Concept for New Trigger System)

- The system consists of a Central Trigger Processor (CTP) and Local Trigger Units (LTUs) as detector interfaces.
- In Global Run, the LTU serves as a "transparent link" between the CTP and the FEE of detector.
- In the Standalone mode operation, the LTU fully emulates the CTP protocol.
- Monitoring and control of the CTP and LTU boards are performed IPbus.
- The interface of CTP to LTUs is via TTC-PON

OLT: Optical Line Terminal ONU: Optical Network Unit



Block Diagram ALICE TTC_PON architecture

February – 1st – 2018

8

A Large Ion Collider Experiment

Design Proposal (Trigger Protocol)

IPh sw

Detectors with CRU:

- One trigger over TTC-PON with different latencies.
- Payload: Event Id (32+12) bits,
- Trigger Type (32 bits).

ITS /MFT

- One trigger over GBT.
- Payload: Event Id (32 + 12) bits.
- Trigger Type (32 bits).

TTC detectors

- Max. 2 trigger levels (PHOS).
- TTC protocol similar to Run2.

TRD

- LM trigger to FEE over old TTC
- One trigger over TTC-PON
- Payload Event Id (32+12) bits,
- Trigger Type (32)

For detail see:

https://twiki.cern.ch/twiki/pub/ALICE/EngineeringDesign Review%28June2016%29/CTPLTU18.pdf



Triggering Discoveries in High Energy Physics II

February - 1st - 2018

A Large Ion Collider Experiment

Design Proposal (Trigger types)

A Large Ion Collider Experiment



....



Trigger Types

Triggering Discoveries in High Energy Physics II

OLT: Optical Line Terminal ONU: Optical Network Unit

February – 1st – 2018

Block Diagram ALICE TTC_PON architecture

10





CTP/LTU board (Hardware design in 1 Slide)

A Large Ion Collider Experiment











We are using the new Kintex-Ultrascale FPGA.

The option to upgrade to an even more powerful Kintex-Ultrascale FPGA is included in the design.

The design is based around a single universal trigger board (CTP/LTU board). Interface between CTP and LTUs is via TTC-PON and optical fan-out unit.

CTP/LTU board will have a FMC mezzanine card and triple-width front panel Will still be based on a VME-type 6u board (VME for power only).

Will still be ba

✓ 20 Layers (I-TERA MT40 material for high-speed digital multilayer)
 ✓ All clocks have the same length



FMC- 200 Molex (Custom board)

Triggering Discoveries in High Energy Physics II







February – 1st – 2018

Drw_front_pannel_v™

Copper Thickness = 200 000 | Divisionic Thickness = 2009 000 | Societ Wask Thickness = 50 000 | Stock Up Thickness = 2420 000 | Stock Up Thickness with Boldermask = 2470 100 |

CTP/LTU board





Triggering Discoveries in High Energy Physics II

February – 1st – 2018



OCTP/LTU board (Portable Version)

- LTU board inside standalone box (ELMA Guardbox33).
- Internal power supply + fan for cooling.
- Different version of front panel necessary (ELMA produce it).
- Allows use of LTU in lab without need for VME crate and power supply.





📕 LTU board (ELMAbox) -- Back view



LTU board (ELMAbox) -- Isometric view





Firmware Design for CTP/LTU board (Test Logic)

A Large Ion Collider Experiment

ALICE



Triggering Discoveries in High Energy Physics II

February - 1st - 2018













Triggering Discoveries in High Energy Physics II

February – 1st – 2018



• The CTP also generates the **Interaction Record** – a list of all bunch-crossing in which the interaction signal has been detected.



• For monitoring and debugging the CTP/LTU board provide a **snapshot memory** – which enable detection of any system inconsistency and identification of possible faults.



DDR4 Memory Interface – Full Test

Benemérita Universidad Autónoma de Puebla





► FROM TTC to TTC-PON

A Large Ion Collider Experiment



The Timing, Trigger and Control (TTC) system is a **crucial** system dedicated to **synchronization** of **experiment electronics** to the **LHC beam**.



Triggering Discoveries in High Energy Physics II



ALICE

PON Basics



- o PON = Passive Optical Network
 - o Used in FTTH
- Point to Multipoint Network (P2M)
 - o Bidirectional / WDM: 1 fiber, 2 wavelengths (1 Up, 1 Down)
- Downstream (OLT->ONU)
 - o <u>High bandwidth</u>







Downstream path



- \circ OLT \rightarrow ONUs (continuous transmission)
- o 9.6Gbps serial link (240 raw bits per BC / 8b header, 24b control)





Upstream Challenges

TTC - PON

- TDM arbitration Calibration
 - The procedure is arbitrated by the master (OLT)
 - OLT measures the roundtrip time for each ONU:
 - OLT sends a command: ONU_x enters in calibration_mode / all the others disable transmission
 - When a onu is in calibration_mode, it sends data in a continuous way and acts as a comma-mirror



- \circ ONUs → OLT (TDMA)
- o 2.4Gb/s line-rate (1270nm)
- o Synchronized to downstream
- o 8b10b encoded
- Total burst length: 125ns (100ns burst + 25ns gap)



ONU_x offset is compensated depending in the measured roundtrip

OLT_TX



TTC-PON in ALICE (Evolution)

A Large Ion Collider Experiment





Triggering Discoveries in High Energy Physics II

February - 1st - 2018



Triggering Discoveries in High Energy Physics II

February – 1st – 2018

ALICE







DL COSE: F1 yd., using 0LC2. WB, EFRIC, F1 yd., using 0LC2. WB, EFRIC, F1 yd., USC, FFFFED. CH, UCK, F1 yd., USC, FFFFED. CH, UCK, F1 yd., USC, FFFFED. CH, UCK, F1 yd., USC, FFFFED. CH, USC, F1 yd., USC, FFFFED. SFF, EN, USC, EN, USC, SC, SC, SC, SC, SC, SC, SC, SC, SC,	Juseolt 2 Using OLT 2 Jolt	🗎 Ctrl & cfg. of the ONU via IPbus
SPF RESET_RAL_POS > 6 or SFice 0 SFF RESET_RAL_POS > 6 or SFice 0 FEER_CONTRIP_FIRE_BELA > 0 or FFFICE ENDITIES_FIRE_BELA > 0 or FFFICE ENDITIES_SERVERA & FFFICE ENDITIES_FIRE_BELA > 0 or FFFICE	DLT CORE: fy 04, using DLT2. 0: HB_PERIOD_25 > 0 0x ffff:0x 0 1: HB_PERIOD_8 3 > 0 0x ffff:0x 0 2: SLOW_CTRL_MSG_ONU > 0 0x ffff:0x 0 3: CAL_ONU > 0 0x fff:0x 0 : CAL_ONU > 8 0x 1:0x 0 : CAL_ONU > 8 0x 1:0x 0 : ONU_POSITION_LATCH > 10 0x 1:0x 0 4: BERT_ONU_A_ADDR > 0 0x ff:0x 0 : BERT_CLEAR > 16 0x 1:0x 0 : BERT_CLEAR > 16 0x 1:0x 0 : BERT_LATCH > 17 0x 1:0x 0 : BURST_LENCH+1 > 0 0x 3f:0x 0	>onu ONU1 CORE:MODE[70]:233 HB_PERIOD[31-16]:0 HB_PERIOD[15-0]:29 SFP_ENA_DEL:9 FINEOFFSET_TDM:0 USER: ADD:1 BERT_CLEAR 1[0]:0 BERT_LATCH 1[1]:0 SEL_TX_PAT 2[1-0]:0=PRBS7 TX_INT_MODE 2[2]:0 TX_INJECT_ERR 2[3]:0 3[7-0]:0xfd= RXPLLLOCK TXPLLLOCK RXRDY TXRDY OPER RXLOCKED RX40LOCK BITSUM: 2726704256 24 ERRSUM:0 0
Control South	: SFP_RESET_RX_PUS > 6 0x 3f10x 0 : SFP_RESET_RX_ENBL >12 0x 1:0x 0 6: SLOW_CTRL_FROM_ONU > 0 0x ffffff:0x b401f6 7: RONDTRIP_FINE_BLA > 0 0x 7f10x 0 : RONDTRIP_COARSDELA > 7 0x fffff:0x 0 : ERROR_SUM_ONU_A > 0 0x ffff:0x 0 : ERROR_SUM_ONU_A > 0 0x 1:0x 0 : BERT_LOCKED_ONU_A > 0 0x 1:0x 0 : BERT_LOCKED_ONU_A > 0 0x 1:0x 0 : BERT_FINISHED_ONU_ > 2 0x 1:0x 0 : BERT_FINISHED_ONU_ > 3 0x 1:0x 0 : BERT_FINISHED_ONU_ > 3 0x 1:0x 0 : MGT_RX_POLARITY > 0 0x 1:0x 0 1: MGT_RX_POLARITY > 0 0x 1:0x 0 : CRX_BBERT_LATCH > 0 0x 1:0x 0 : RX_BBERT_LATCH > 0 0x 1:0x 0 : RX_BBERT_LATCH > 0 0x 1:0x 0 : RX_BBERT_LATCH > 0 0x 1:0x 0 : OLT_MGT_RX_PATTERN > 0 0x 1:0x 0 : OLT_MGT_RX_PATTERN > 0 0x 1:0x 1 : OLT_MGT_RX_READY > 2 0x 1:0x 1 : OLT_MGT_RX_READY > 2 0x 1:0x 1 : DLT_MGT_RX_READY > 2 0x 1:0x 1 : DLT_MGT_RX_READY > 2 0x 1:0x 1 : BERT_ONU_ERRORSUM(31:0) > 0 0xffffffff:0x 0 6: BBERT_ONU_ERRORSUM(31:0) > 0 0xffffffff:0x 0 3: BERT_ONU_ERRORSUM(47:32) > 0 0x fffff:0x 0 5: BBERT_ONU_ERRORSUM(47:32) > 0 0x fffff:0x 0 6: BBERT_ONU_ERRORSUM(47:32) > 0 0x ffffff:0x 0 6: BBERT_ONU_ERRORSUM(47:32) > 0 0x ffffff:0x 0 6: BBERT_ONU_ERRORSUM(47:32) > 0 0x ffffff:0x 0 6: BBERT_ONU_ERRORSUM(47:32) > 0 0x fffff:0x 0 6: BBERT_ONU_ERRORSUM(47:32) > 0 0x ffff:0x 0 6: BBERT_ONU_ERRORSUM(47:32) > 0 0x ffff:0x 0 6: BBERT_ONU_ERRORSUM(47:32) > 0 0x ffff:0x 0 6:	 TTC_PON test Menu (IPbus) Full Calibration. Light Calibration. Network Init. Network Health. Network Presence. BERT Config. (Down/Up) BERT Read. (Down/Up) Downstream Latency Status ONU Status OI T
y si5345 345 loadpl1 [fn] -init Si534x + read LOS/LOL bits checkpl1 [fn] -read+compare with expected values fn -data file to be loaded from file "/WORK/fn los1 -check Loss of Signal/Lock bits phases -read+show 4 deviders N[03]_DELAY fphase -find phase good of ONU sphase N -set phase N (0127) hwreset -reset (i.e. falling edge 1->0 on Si5344 pin PLL_RST) rreg page addr nreg page addr NEW WAY! -page for rreg/nreg: c -> use current page! wreg page addr value 27	ONU_Ref_clock via IPbus (IPbus to	 ✓ Toggling (TX & RX) ✓ OLT Reset loop 12C)
345 loadpll [fn] -init Si534x + read LOS/LOL bits checkpll [fn] -init Si534x + read LOS/LOL bits read+compare with expected values fn -data file to be loaded from file "/WORK/fn losl -check Loss of Signal/Lock bits phases -read+show 4 deviders N[03]_DELAY fphase -find phase good of ONU sphase N -set phase N (0127) hwreset -reset (i.e. falling edge 1->0 on Si5344 pin PLL_RST) rreg page addr NEW WAY! -page for rreg/nreg: c -> use current page! wreg page addr value 27	≠ si5345	
hwreset -reset (i.e. falling edge 1->0 on Si5344 pin PLL_RST) rreg page addr nreg page addr NEW WAY! -page for rreg/nreg: c -> use current page! wreg page addr value	345 loadpl1 [fn] -init Si534x + read LOS/LOL bits checkpl1 [fn] -read+compare with expected values fn -data file to be loaded from file ~ losl -check Loss of Signal/Lock bits phases -read+show 4 deviders N[03]_DELAY fphase -find phase good of ONU sphase N -set phase N (0127)	'/WORK/fn
	hwresetreset (i.e. falling edge 1->0 on Si534 rreg page addr nreg page addr -page for rreg/nreg: c -> use current p wreg page addr value	4 pin PLL_RST) vage! 27

E Ctrl & cfg. of all OLTs via IPbus

>useolt 2

February - 1st - 2018



Triggering Discoveries in High Energy Physics II





Experimental Setup (Calibration process)



Triggering Discoveries in High Energy Physics II



Experimental Setup (GBT Downstream Latency after several resets)

A Large Ion Collider Experiment



Triggering Discoveries in High Energy Physics II

February - 1st - 2018



Triggering Discoveries in High Energy Physics II

February – 1st – 2018

Experimental Setup (CTP-CRU)



Clock Jitter summary

A Large Ion Collider Experiment



The CTP + CRU distribute the LHC clock to all detectors and requirements are very strict.



Clock quality mainly depends on last PLL in a chain but other PLLs can contributes with noise:

	Tj (BER-12)	Rj	Dj	Pj
RF2TTC local osc.	149.42 ps	2.24 ps	117.54 ps	72.04 ps
CTP Si5345 out	62.14 ps	1.21 ps	44.94 ps	21.88 ps
LTU recovered clk from ONU	438.36 ps	25.88 ps	69.23 ps	137.44 ps
LTU Si5345 out	42.10 ps	1.64 ps	18.78 ps	19.75 ps
CRU Aria10 internal PLL				
GBTx elink0	298.95 ps	13.00 ps	113.53 ps	101.91 ps

[1] https://indico.cern.ch/event/608587/contributions/2614130/attachments/1522045/2378235/20170912-twepp2017-alice-cruclk-v8.pdf
 [2] https://indico.cern.ch/event/646273/contributions/2624915/attachments/1491002/2317610/CTPLTU_board_tests_PRRI1072017.pdf

Triggering Discoveries in High Energy Physics II

February – 1st – 2018





Experimental Setup (Bit Error Rate Test Results)





Triggering Discoveries in High Energy Physics II

(🗠) CRU1

CRU2

Summary



o Prototype CTP/LTU boards produced and tested successfully

- We tested the TTC-PON system on the CTP/LTU board.
 First version of the LTU firmware well advanced (DDR4, ICAP, Emulator, TTC-PON, GBT, IPbus)
- o The consistency of the downstream latency between CTP-LTU-CRU-VLDB tested.
 - o Downstream Latency CTP-LTU ~ 102 ns
 - o Downstream Latency CTP-LTU-GBT(loopback) ~ 307 ns
 - o Downstream Latency of the full chain ~ 590 ns
- o BER between LTU-CRU tested.
 - o BER downstream ~ 10^{-15}
 - o BER upstream ~ 10⁻¹⁴
- o Measured of the clock jitter for ALICE-TTC PON system









ALICE Central Tigger Processor (Upgrade)

Backup!!





ALICE Central Tigger Processor (Upgrade)





Benemérita Universidad Autónoma de Puebla





Upgrade Strategy

- -- Improve tracking resolution at low $\ensuremath{\textbf{p}}_{\ensuremath{\text{T}}\xspace}$
 - -- thinner more resolution.
- -- Large statistics (new strategy and trigger system) with high interaction rate.
 - -- Increase readout rate.
 - -- Reduce data size
- -- Preserve PID capabilities at high rate -- Speed-up readout of PID detectors

To Summarize:

- Write all Pb-Pb interactions at 50 kHz...

```
ALICE after LS2

-- Pb-Pb recorded

luminosity: ≥ 10 nb<sup>-1</sup>→

8 \times 10^{10} events.

-- pp(@ 5.5 Tev) recorded

luminosity ≥ 6pb<sup>-1</sup>→

1.4 × 10<sup>11</sup> events

-- Triggered physics: gain

factor 10

-- Minimum bias physics:

gain a factor 100
```



Triggering Discoveries in High Energy Physics

41

Introduction (ALICE present detector layout)

Benemérita Universidad Autónoma de Puebla





Triggering Discoveries in High Energy Physics



Clock Jitter summary



Spectral RJ method



	Tj (BER-12)	Rj	Dj	Pj
CG635	110.02 ps	7.72 ps	91 fs	7.40 ps
CTP Si5345 out	17.21 ps	1.20 ps	163 fs	1.93 ps
LTU recovered clk from ONU	340.09 ps	17.62 ps	88.85 ps	134.52 ps
LTU Si5345 out	17.42 ps	1.21 ps	181 fs	2.54 ps
CRU Aria10 internal PLL				
GBTx elink0	144.99 ps	9.21 ps	13.67 ps	31.95 ps

See Marian's presentation for more details [2]

Triggering Discoveries in High Energy Physics II

[1] https://indico.cern.ch/event/608587/contributions/2614130/attachments/1522045/2378235/20170912-twepp2017-alice-cruclk-v8.pdf
 [2] https://indico.cern.ch/event/646273/contributions/2624915/attachments/1491002/2317610/CTPLTU_board_tests_PRR1072017.pdf

February – 1st – 2018

Experimental Setup (CTP-CRU)





Triggering Discoveries in High Energy Physics II

February – 1st – 2018



February - 1st - 2018



Triggering Discoveries in High Energy Physics II

February - 1st - 2018

Clock Jitter summary



Spectral RJ method







Jitter categories





What type of jitter each component is most likely to generate

- The character of the reference clock is reproduced in the clock recovery circuit at the receiver
- The reference clock generates primarily RJ from the thermal noise of the oscillator, PJ from spurious sideband resonances of the oscillator
- The transmitter contributes to RJ from thermal effects and PJ from pickup of EMI
 - The receiver generates RJ from shot noise. PJ and, another category called Bounded Uncorrelated Jitter (BUJ) can be introduced through the EMI of other circuit elements. BUJ is the repository for other types of bounded jitter. The best example of BUJ is generated by crosstalk from neighbouring signals.
- Ref...[http://www.keysight.com/upload/cmc_upload/All/Clock_Jitter_Analysis_ 2008.pdf?&cc=FR&lc=fre]

Clock Jitter



Explanation of BER-12 for Total Jitter (GBTx elinkO)





Comparison of methods

Special background may cause that spectral estimate of gauss σ fails, => Compare available methods:

- Spectral Rj method (spD)
- Spectral Rj+Dj CDF fit (sp)
- NQ-scale method (nonspectral) (NQM)
- □Example of measurement on LTU Si5345 out

Jitter	spD	sp	nq	nq/spD
Ti(10 ⁻¹²) [ps]	36.657	36.657	40.365	1.10
Rj [ps]	1.177	1.191	1.493	1.27
Dj [ps]	19.878	19.671	19.071	0.96
Pj[ps]	12.42	12.43	-	

Clock Jitter





Jitter on free-running Si5345 (second one) which emulates LHC clock for LTU in the lab



If no clock present on input of Si5345 => it generates free running clock 40.0785 MHz



Si5345 bandwidth 718 Hz -> 136 Hz



Clock Jitter









* GBT_FPGA Simplified Block Diagram

GBT_TX_FRMCLK 40 MHz









Triggering Discoveries in High Energy Physics

February - 1st - 2018

3







Triggering Discoveries in High Energy Physics



TTC-PON-- Clock scheme

• OLT

- 1 PON OLT device (SFP+ or XFP package)
- 1 FPGA
 - Deployed on Kintex7, Kintex Ultrascale
- 1 BC synchronous reference clock (240MHz) for the transceiver
- Optical Network
 - Single mode fibers
 - Passive wideband splitter
- ONU
 - 1 PON ONU device (SFP+)
 - 1 FPGA
 - Deployed on Kintex7, Kintex Ultrascale, Arria10
 - 1 PLL for Upstream Reference clock (120MHz)
 - Si5344







• Binary BCH codes are good for correcting random errors with a relatively low complexity [5] n-bits Systematic encoding: BCH(n,k) **INFORMATION - k bits** PARITY Four shortened-BCH codes Main Figures of merit: were evaluated: Efficiency (k/n) o BCH(40,34) Coding gain Single-error o BCH(80,73) o Latency correcting BCH(120,113) _ o Timing Double-error o BCH(120,106) correcting Complexity (area)

o Scrambling: signal randomizer

o Self-synchronous scrambling: no sync. overhead but error multiplication...





- 2. Block Error Correction Codes:
 - A. Hamming linear block error correcting codes.
 B. BCH (Bose-Chaudhuri-Hocquenghem) cyclic block codes.
 C. Reed-Solomon cyclic block codes.
 D. Turbo Product Codes (TCP).
 - This class of codes is a remarkable generalization of the Hamming code for multiple-error correction.
 - We only consider binary BCH codes in this lecture note. Non-binary BCH codes such as Reed-Solomon codes will be discussed in next lecture note.
 - For any positive integers $m \ge 3$ and $t < 2^{m-1}$, there exists a binary BCH code with the following parameters:

Block length:	$n = 2^m - 1$
Number of parity-check digits:	$n-k \leq mt$
Minimum distance:	$d_{min} \ge 2t + 1.$







Temperature test for OLTs and ONU (ELMA box, room temperature ~ 20°C)



PROTO 1 (IN ELMABOX)

ACORDE - Meeting

January - 13th - 2018





DDR4 Memory Interface -- Clock scheme

Block Diagram Simplified

