

GOSSIPO 3

A front-end pixel chip prototype for read-out of MPGDs

Christoph Brezina¹, Klaus Desch¹, Harry van der Graaf², Vladimir Gromov²,
Ruud Kluit², Andre Kruth¹

Prepared by: C.Brezina/V.Gromov

Presented by: Jochen Kaminski

¹ Institute of Physics, University of Bonn


² National Institute for Subatomic Physics (NIKHEF), Amsterdam



RD51 Miniweek – CERN
September 2009



MPGD read-out




GOSSIPO application:

- 3D tracking
- SLHC compatible
- High efficiency of detection of single primary electrons
- High resolution TDC (each pixel)
- Low power

GOSSIPO3: Goals

- Prototype should lead to a chip with:
 - Pixel size $\sim 60 \times 60 \mu\text{m}^2$
 - Accuracy (bin size of TDC) $\sim 1.7\text{ns}$
 - Drifftime up to $100\mu\text{s}$
 - ToT accuracy $\sim 200e^-$ ($\sim 27\text{ns}$)
 - ToT up to $6.4\mu\text{s}$ ($\sim 28ke^-$)
 - Noise $\sim 70e^-$
 - Rise time 20ns
 - Power consumption $< 100\text{mW}/\text{cm}^2$ ($\sim 3\mu\text{W}/\text{ch}$)
- Features will be:
 - One of two modes: Time measurement or counting
 - Timemode allows: Hit arrival time & ToT in each pixel simultaneous
 - External trigger or selftriggering (InGrid signal or fast OR)

MPW run on 21.09.09




InGrid preamp

Analogue signal chain
(3 preamps & comparators)

Two complete Pixels
(analogue & digital parts)

LDO (vddd)


Pixel & Logic structure




Control signals

- Slow clock
- TRIGGER (common stop)
- TOKEN
- RESET


LFSR = Counters
(data taking)
or
LFSR = Shift registers
(data read-out)




Local fast oscillator




- $\text{Time} = N^{\text{slow}} / F^{\text{slow}} + N^{\text{fast}} / F^{\text{fast}}$
- Eliminates need for a fast clocknet, reducing:
 - Power needs (no clock buffers or large parasitics need to be driven)
 - Crosstalk



Onchip LDO




Freq [MHz]



- VDD adjustment allows frequency tuning for all fast oscillators on the chip
 - This can compensate die to die frequency mismatch
 - Pixel to Pixel mismatch is negligible (no Pixel tuning needed)
 - Temperature effects may be compensated via reference voltage

Front-end




- Low parasitic capacitance (10fF)
- Very small feedback capacitor therefore high gain
- Constant current feedback (1nA)
- Low power consumption (3µW/ch)
- Low noise ($70e^-$)
- Channel to channel threshold spread $\sim 70e^-$

Conclusions

- Prototype of a front-end pixel chip for read out of MPGDs
- Every pixel is equipped with
 - A high resolution TDC (1.7ns)
 - Dynamic range up to 100 μ s
 - A ToT counter

Matching issues

- Pixel to pixel mismatch:



- Process variation

vdd_osc	nominal	lower limit	upper limit
0.61 V		1.72 ns	
0.76 V	1.73 ns	1.13 ns	2.26ns
1.1 V			1.72 ns