

Test beam studies of monolithic HV-CMOS pixel detectors for HL-LHC

Stefano Terzo, Emanuele Cavallaro, Raimon Casanova,
Fabian Förster, Sebastian Grinstein, Carles Puigdengoles



*Test beam measurements in collaboration
with University of Geneva*





31th RD50 Workshop
CERN, 21th November 2017

Outline


- The H35Demo large area demonstrator chip
- Monolithic matrix readout and tuning
- Test beam measurement and results
- Conclusions and outlook

The ITk upgrade for HL-LHC

Replace the whole ATLAS Inner Detector with a new full-silicon Inner Tracker (ITk)




- New layout with **5 pixel barrel layers** & large η coverage
- Sensor technologies under investigation:
 - Outer pixel layers (large area to cover)
 - HR/HV-CMOS pixel detectors → $1.5 \times 10^{15} n_{\text{eq}} \text{ cm}^{-2}$
 - n-in-p planar silicon sensors (150 μm thick)
 - Inner pixel layers
 - Thin n-in-p planar silicon sensors (100 μm thick)
 - 3D silicon sensors (baseline for the innermost layer)




The H35 Demonstrator

AMS 350 nm High Voltage CMOS: different p : 20–80–200–1000 Ωcm




Designed by KIT, IFAE and Univ. of Liverpool

- **Standalone nMOS matrix:**
 - Digital pixels with in-pixel nMOS comparator
 - Two flavors: with and without Time Walk (TW) compensation
- **Analog matrices (2 arrays):**
 - To be Capacitive Coupled (CC) to FE-I4 readout chips
- **Standalone CMOS matrix:**
 - Analog pixels with off-pixel CMOS comparator:
 - 1 comparator in the **Left** part
 - 2 comparators in the **Right** part
- + test structures without electronics for TCT studies



The H35 Demonstrator



AMS 350 nm High Voltage CMOS: different p : 20–80–200–1000 Ωcm




Designed by KIT, IFAE and Univ. of Liverpool

- **Standalone nMOS matrix:**
 - Digital pixels with in-pixel nMOS

Large collaboration




- Analog pixels with off-pixel CMOS comparator:
 - 1 comparator in the **Left** part
 - 2 comparators in the **Right** part



- + test structures without electronics for TCT studies

The H35 pixel structure





- Pixel size: 50x250 μm^2
- Large fill factor: nMOS and pMOS transistors embedded in the same deep n-wells acting as collecting electrodes
 - p-substrate + 3 separate deep n-wells* to reduce the capacitance → less noise, better timing - power consumption
 - Short charge drift → reduced trapping after irradiation
 - More uniform electric field
- Bias voltage applied from the top
 - Single side processing
 - Bias voltage > 150 V

*all matrices but monolithic nMOS


The monolithic CMOS matrix

Left matrix

Right matrix



- Analog electronics on pixel
- Digital electronics in the periphery
 - ReadOutCell (ROC)
 - End Of Column (EOC)
 - Control Unit (CU)
- No discriminator on pixel:
 - Placed in the ROC
 - Both sides share the same global registers, but have different trim DACs
 - Difficult to optimize both sides at the same time → we privilege the left part



Monolithic matrix readout at IFAE

Trigger board


- Trigger in
- Busy out
- RJ45

H35demo chip

- Both CMOS and nMOS matrices wire-bonded

H35demo PCB

- Voltage regulators
- Sensor bias input
- Injection pulse input
- Analog signal output



FPGA board

- Xilinx ZC706

Adapter PCBs



- 1x H35 PCB
- 1x test signals
- 1x trigger board

External

- Pulse generator
- Power supplies



PCBs, FPGA firmware and software developed at IFAE





CMOS matrix tuning

- **Threshold tuning:**

- Global threshold tuned changing the in-pixel amplification
- Off-pixel discriminator tuned to reduce the noise

- **Not irradiated chips:**

- Noise = 29 ± 3 mV
- Threshold/noise > 17
- Threshold in the **right** matrix usually systematically higher than in the **left** part





Mean noise: 0.03 V

CMOS matrix tuning (irradiated)



Irradiated to 5×10^{14} :

- Threshold settings: 5 mV
- Threshold/Noise > 10




Irradiated to 1×10^{15} :

- Threshold settings: 5 mV
- Threshold/Noise > 7



Test beam @ Fermilab

- Beam test @ Fermilab in April 2017
 - 120 GeV protons
 - In collaboration with University of Geneva & Argonne Laboratory
- Un-irradiated and **very first time irradiated H35 monolithic matrices**
 - IFAE readout system for the **H35** monolithic matrices*
 - UniGe FE-I4 telescope** for tracking (6 planes)





*S.Terzo et al., JINST 12 (2017) no.6, C06009


**M.Benoit et al., JINST11 (2016) no.7, P07003

H35 Demo integration


Telescope – H35 correlations



Residual for 250 μm pixel pitch



Residual for 50 μm pixel pitch




Hit efficiency results

- H35demo CMOS matrix:


- Different resistivities: 20 – 80 – 200 Ωcm
- Efficiency calculated separately for the left and right part of the matrix due to the different off-pixel comparator settings

Efficiency of >99% for sensors with resistivity $\geq 80 \Omega\text{cm}$

20 Ωcm samples need about 160 V to reach full efficiency




Efficiency map for 200 Ωcm @ 180 V




Irradiated detectors


- 200 Ωcm chips have been irradiated with neutrons in the TRIGA reactor in Ljubljana up to $2\text{e}15 \text{ n}_{\text{eq}}\text{cm}^{-2}$
- And at KIT with 23 MeV protons up to $1\text{e}15 \text{ n}_{\text{eq}}\text{cm}^{-2}$
- We observed a digital pattern in the injection test:
 - After proton irradiation $>=1\text{e}14 \text{ n}_{\text{eq}}\text{cm}^{-2}$
 - After neutron irradiation $>=1\text{e}15 \text{ n}_{\text{eq}}\text{cm}^{-2}$ at low temperature
- The number of pixel misbehaving increases with the fluence and it is particularly enhanced for proton irradiations




Address crosstalk



- The 16x300 analog pixels in the CMOS matrix are connected one-to-one to 40x120 pixels in the digital periphery
- The addresses are generated in the periphery with adjacent transistors
- Due to strong capacitive couplings between adjacent lines it is possible to have crosstalk between addresses
- This has been corrected in the design of the H18 ATLASpix1 by adding additional capacitors between the lines




1	0	1
1->0	<-1	
1	1	1




Solution

- Standard settings of the digital voltage: VDDD = 3.3V



- Increasing VDDD from 3.3V \rightarrow 5V






+1.7V

- The digital voltage needs to be increased depending on the irradiation levels:
 - Proton irradiated samples require very high VDDD which lead to a noise increase
 - Neutron irradiated samples require instead moderate VDDD increase (less than 4V)
- The performance of these detectors will be studied in a test beam planned in DESY for next week



Test beam @ CERN SpS

- Beam test @ SpS in September 2017
 - 120 GeV protons
 - In collaboration with UniGe
- Irradiated H35 CMOS monolithic matrices
 - Sensors are cooled to about -20°C
 - IFAE readout system for the H35 monolithic matrices
 - UniGe FE-I4 telescope for tracking (6 tilted planes)



Efficiency irradiated 5e14


- 200 Ωcm sample irradiated with neutrons to $5\text{e}14 \text{ n}_{\text{eq}} \text{ cm}^{-2}$
 - Depleted region of $\approx 50\text{-}60 \mu\text{m}$ at 120-150 V (from E-TCTs*)
 - Efficiency in the right matrix is systematically lower (different discriminator tuning in the digital periphery)




Efficiency of >98% with bias voltage of 120-150 V in the left matrix

Efficiency irradiated 1e15

- 200 Ωcm sample irradiated with neutrons to $1\text{e}15 \text{ n}_{\text{eq}} \text{ cm}^{-2}$
 - Depleted region of $\approx 60\text{-}70 \mu\text{m}$ at 120-150 V (from E-TCTs)
 - Strange up/down asymmetry still to be understood (possible mis-alignment?? Or crosstalk effect?)



Efficiency map lowest threshold @ 150 V




Efficiency of $99\pm 1\%$ in the left matrix with bias voltage of 150 V and the lower threshold settings

Conclusion & outlook


- Characterization of the H35Demo chip at IFAE
 - New readout system developed for the H35Demo monolithic matrices
 - Tuning and readout at 320 MHz clock (25 ns events)
 - Full efficiency measured before irradiation for chips with resistivity $\geq 80 \Omega\text{cm}$ with a bias voltage $\geq 50 \text{ V}$
- Very first result of irradiated fully monolithic HV-CMOS pixel detectors for ATLAS ITk
 - Measured $200 \Omega\text{cm}$ samples after neutron irradiation to $1\text{e}15 \text{ n}_{\text{eq}}\text{cm}^{-2}$
 - Preliminary results show the possibility of reaching an efficiency of about 99% operating the detectors with a bias voltage of 150 V
- What's next:
 - Explore the limits of the H35Demo chip technology while waiting for the new ATLASpix designs in 180 nm
 - Test beam @ DESY at the end of November:
 - Neutron irradiated chips up to $2\text{e}15 \text{ n}_{\text{eq}}\text{cm}^{-2}$
 - Proton irradiated chips up to $1\text{e}15 \text{ n}_{\text{eq}}\text{cm}^{-2}$

Backup

H35 – matrix IVs




Université de Genève




Sensor characterization


- H35 pixel cell structure
 - p-substrate + 3 deep n wells
 - Lower capacitance (noise, timing)
 - Reduce trapping
 - Bias from the top → single sided



- Characterization of H35 test structures:
 - 3x3 pixel structures w/o electronics
 - External pixels shorted together
 - Separate readout of the central pixel
 - $\rho = 80 \Omega\text{cm} - 200 \Omega\text{cm} - 1 \text{k}\Omega\text{cm}$




- The Edge-TCT setup:
 - Infra-red laser (1064 nm)
 - Beam spot about 10 μm FWHM
 - Pulses of about 500 ps
 - Readout: DRS4 evaluation board
 - 700 MHz bandwidth
 - 5 GSPS
 - 200 ns sampling depth
 - Four channels: 1 × trigger, 1 × beam monitor, 2 × readout



Depletion: before irradiation


- Depletion depth is defined by the FWHM of the charge collection profile
- Resistivity obtained fitting the depletion depth as a function of the bias voltages



$$d(V) = d_0 + \alpha \sqrt{\rho V}$$


with $\alpha = \sqrt{2\varepsilon\varepsilon_0\mu}$

	ρ nominal	ρ measured
Sensor 1	80 Ωcm	$50 \pm 11 \Omega\text{cm}$
Sensor 2	200 Ωcm	$230 \pm 49 \Omega\text{cm}$
Sensor 3	1000 Ωcm	$4500 \pm 300 \Omega\text{cm}$




Depletion: before irradiation


80 Ωcm





External pixels



Central pixel






1000 Ωcm



When depletion gets larger of $100\text{ }\mu\text{m}$ the central pixel starts to collect charge from the neighboring pixels

Depletion: after irradiation

- Irradiation at the TRIGA neutron reactor at JSI, Ljubljana:
 - Now: **2e14, 5e14, 10e14, 20e14** $n_{eq}\text{cm}^{-2}$
 - Next steps: 5e15 and 1e16 $n_{eq}\text{cm}^{-2}$
- Acceptor removal effect visible for lower substrate resistivities which leads to an increase of the depletion depth after irradiation up to $2\text{e}15\text{ n}_{eq}\text{cm}^{-2}$
- Due to the low initial acceptor concentration in the $1000\ \Omega\text{cm}$ sample the creation of stable acceptors dominates and the depletion depth decreases after irradiation




Effective doping concentration


- Effective doping concentration obtained from:

$$d(V) = d_0 + \alpha \sqrt{\rho V} = d_0 + \sqrt{\frac{2\epsilon\epsilon_0}{eN_{eff}}} V$$

$$N_{eff} = \frac{N_{eff0}}{\text{Initial doping}} - \frac{N_c \cdot (1 - \exp(-c \cdot \Phi_{eq}))}{\text{Acceptor removal}} + \frac{g_c \cdot \Phi_{eq}}{\text{Acceptor introduction}}$$




Power vs. rise time



- Simulation of the power consumption as a function of the rise time for analog pixels with high gain
- For low gain pixels (-p-tub +extra capacitor) the rise time can go down to 20 ns with aggressive settings

Test beam @ SpS in 2016

- Efficiency saturation depends on the threshold
 - Higher threshold requires more bias
→ increase the depletion depth
- Higher efficiency in the left matrix
 - Mean threshold right > mean threshold left
 - Right matrix: efficiency lost close to pixel edges



In-pixel efficiency maps
at 120 V and Thr: 16 mV

