

Development and Performance of Phase-I Pixel DAQ in 2018

Pixel2018
Taipei, Taiwan

*Atanu Modak,
Kansas State University (USA)*



On behalf of the CMS Collaboration

Outline




- ❖ Pixel Detector
- ❖ DAQ System
- ❖ Pixel Online Software
- ❖ Firmware development
- ❖ Soft Error Recovery
- ❖ Monitoring
- ❖ Long Shutdown 2 Plans
- ❖ Summary

Phase-I Pixel Upgrade




- ❖ Pixel detector with one additional barrel layer and end-cap disc after Phase-I upgrade
- ❖ New front-end readout chip to cope with the higher particle hit rates
- ❖ Moved from 40 MHz Analog to 160 MHz Digital readout
- ❖ uTCA based backend DAQ to handle increased number of readout channels, higher data rate and new digital data format

Front-end




Layout of the read out chip (ROC)




- ❖ 8 bit ADC
- ❖ Increased buffer size for timestamp (24) and data (80)
- ❖ Digital data transmission
- ❖ Digital readout at 160 MHz

Token Bit Manager (TBM) block diagram





- ❖ 160 MHz digital readout scheme
- ❖ 2:1 multiplexed, 4-to-5 bit encoded data stream
- ❖ 2x160 Mbps from TBM cores A&B to 320 Mbps output


Schematic of a typical module



Pixel DAQ Architecture




Pixel DAQ Hardware




- ❖ Pixel backend DAQ is based on Micro Telecom Computing Architecture (uTCA) standard
- ❖ Front-end drivers (FED) and Front-end Controllers (FECs) have custom uTCA cards based on FC7
 - ❖ Same hardware, different firmware
 - ❖ Optical mezzanine
- **Tracker FEC:** Program auxiliary electronics (CCU, Portcard, Opto-hybrids etc)
- **Pixel FEC:** Distribute clock, trigger, fast signals to modules. Program Modules
- **Pixel FED:** responsible for data read out from modules and transfer it to central DAQ


FC7 Front




FC7 Back




FED Mezzanine



FEC Mezzanine





Pixel DAQ Backend layout




PixelFECs

FEDs




TrackerFEC


Pixel Online Software



Software Structure




Firmware




There were two major developments on firmwares in 2018

- ❖ Pixel FEC firmware upgrade
- ❖ Pixel FED firmware upgrade for Heavy Ion physics


Pixel Front-end Controller




- ❖ Segmented DDR3 memory structure
- ❖ Store module configuration data in DDR3 memory locally



Segmented Memory




- ❖ Write different type of commands in designated memory
- ❖ Send out in parallel per channel





Commands are stored in Segmented memory

Pixel FEC Performance




1856 Module x 16 ROC x 4160 Pixel



Total configuration time reduced dramatically due to PixelFEC firmware upgrade


Faster Module configuration has direct impact on detector operation

Front-end Driver Firmware




- ❖ There are two parts of the FED firmware, front-end and back-end

Scheme for FED frontend firmware




Scheme for FED backend firmware



Spy data to monitor error



FED only receives trigger when in RDY state



FED can have 3 possible states:


- ❖ Ready (RDY)
- ❖ Busy (BSY)
- ❖ Out of Sync (OOS)

FEROL Throughput



FED throughput from Slink to FEROL. Solid line is the throughput, while the dotted line is the measured trigger rate. The blue (red) triangles are the throughput of simulations with a pile-up of 70 (130)


Soft Error Recovery (SER)




- ❖ Automatic recovery from Single Event Upset (SEU)
- ❖ Pixel is close to the interaction point, higher SEU rate

Recovery Scheme:

- Channel reported by FED as auto-masked
- with first FixingSoftError -> **Reprogram Module**
- Channel reported by FED as auto-masked
- with second FixingSoftError -> **Reprogram Module**
- Channel reported by FED as auto-masked
- with third FixingSoftError -> **blacklist** (no data)



Software Scheme:




Configurable threshold to trigger SER

More complete and quicker module configuration during soft error recovery

- ❖ **Full Configuration:** Pixel level programming, ~66kB data/module
- ❖ **Partial Configuration:** ROC level programming, ~0.5kB data/module

Monitoring (I)



❖ Monitoring is extremely important to spot problems

FED Monitor:

- ❖ FED Rack overview
- ❖ Individual FED overview
- ❖ Channel wise details for FED
- ❖ Powerful tool to diagnose problems

Detailed error summary for all channels in a FED

FEDMonitor 'fedmonitor'
(Configured)

Configuration Application status FED STATUS ERROR INFO

FED STATUS
FED Status in general
WIRE-ME UNWIRE-ME

Hardware Identifiers
General hardware information

FED ID	1245
Board Base	FC7
Rev ID	all
Board Type	PIX FED
MAC Address	08:00:30:00:28:95
IPHC FW Version	15.3
IPHC FW Date	5/7/17
Enable?	Configured
LocalId	1245

TTS Table
TTS state and information

TTS State	BSY
In RDY Times	3853933385
In BSY Times	3838491251
In OOS Times	0
In WRN Times	0
Transition to RDY	531
Transition to BSY	534
Transition to OOS	0
Transition to Warn	0

Error total count
Total error counts add up; channels out of 48

Disabled channels	32
TBM Masked	32
MASK_CH Masked	32
Event errors	0
Event time-out errors	0
Left-behind-4-times errors	0
TBM header errors	0
Missing trailer errors	0
TBM PKAM Resets	0
No Token Pass Events	0
ROC Errors	0
Overflow number	0
TBM Auto Resets	0

PLL Lock
PLL locked status


PLL 400MHz locked?	1
PLL 200MHz locked?	1
PLL 200MHz idelay locked?	1

Error overview of a single FED summed over all channels

XDAQ Release cmsos13 - Copyright © 2000 - 2017 CERN

Name	NumOfGoodPhase	ME	MT	MC	EvtNumErr	EvtTOErr	MissTrailerErr	OverFlowNum	NoTokenPass	LB4T	ROC	Error	TBM	AutoReset	TBM	Header	Err	TBM	PKAM	Reset
CH01	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH02	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH03	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH04	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH05	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH06	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH07	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH08	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH09	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH10	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH11	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH12	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH13	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH14	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH15	21/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH16	21/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH17	21/32	0	0	0	2270	191043	4613	1275	26	0	3378	1369	0	1299	0	0	0	0	1299	0
CH18	21/32	0	0	0	1210	191715	5130	1019	481	0	3074	1688	0	1353	0	0	0	0	1353	0
CH19	21/32	0	0	0	277	26456	30940	424	54	0	3495	2500	0	2500	0	0	0	0	2500	0
CH20	21/32	0	0	0	205	26591	0	390	54	0	3418	2474	0	2474	0	0	0	0	2474	0
CH21	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH22	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH23	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH24	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH25	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH26	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH27	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH28	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH29	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH30	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH31	21/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH32	21/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH33	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH34	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH35	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH36	23/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH37	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH38	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH39	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH40	22/32	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
CH41	21/32	0	0	0	3352	286293	53732	4255	4	0	10740	4830	0	4707	0	0	0	0	4707	0
CH42	21/32	0	0	0	2434	287510	2257	3698	1323	0	10256	5614	0	5236	0	0	0	0	5236	0
CH43	23/32	0	0	0	42912	83061	30305	5872	178	0	6149	1328	0	1254	0	0	0	0	1254	0
CH44	23/32	0	0	0	33148	83789	25694	3292	1089	0	8513	5599	0	5661	0	0	0	0	5661	0
CH45	22/32	0	0	0	902	98528	60755	1413	1	0	7974	4046	0	4011	0	0	0	0	4011	0
CH46	22/32	0	0	0	685	99012	3136	1385	840	0	7564	4337	0	3584	0	0	0	0	3584	0
CH47	22/32	0	0	0	5824	21559	37678	2185	133	0	6159	791	0	634	0	0	0	0	634	0
CH48	22/32	0	0	0	4187	21560	31630	2198	94	0	5677	1051	0	964	0	0	0	0	964	0

Monitoring (II)



AMC13 Monitor:



- ❖ AMC13 status monitoring
- ❖ Status of individual slots in a crate
- ❖ Helps to figure out offending slot

Online Readback of Read Out Chip:

- ❖ Live status of ROC properties

The screenshot shows the DAQ online interface for the AMC13 Monitor. The main section is titled 'AMC STATUS' and contains several tables:


- Hardware Identifiers:** A table with columns 'Enable?' and 'Configured'. It lists 'Firmware T1' as 225c and 'Serial No' as 234.
- TTS Table:** A table with columns for 'AMC13 LinkReadyMask' (1ff), 'AMC13 TTS State' (DIC), and 'T1 TTS State' (RDY).
- AMC Status Times:** A table with columns for 'Run time', 'Ready time', 'Busy time', 'Warn time', and 'Sync Lost'. The 'Sync Lost' value is 0.
- TTC Times:** A table with columns for 'BCNT_ERROR', 'MULT_BIT_ERRORS', and 'SGL_BIT_ERRORS', all with values of 0.



Readback DAC settings: {Va, Vd, Vana, Vbg, Iana}


- ❖ There are various other tools which helped towards the smooth running of the detector in 2018

LS2 Plans



- ❖ During detector operation period not much scope for software restructuring
- ❖ LS2 provides the opportunity for long term development
- ❖ Goal is to make the software easier to maintain, develop and improve monitoring
- ❖ Massive cleanup of the software on the card
- ❖ Keep it XDAQ compatible
- ❖ Plan for new UI for different applications, added monitoring
- ❖ Configuration from database
- ❖ Firmware development for FED and FEC
- ❖ Use existing test setups for development purposes

Summary



- ❖ We had a productive year of operation in 2018
- ❖ No major issues
- ❖ Minimal data loss (5%) due to problem in Pixel DAQ, stable performance
- ❖ Developed new FED and FEC firmware
 - ❖ DDR FEC firmware improved the configuration timing drastically, enabled to write the full configuration to front-end frequently
 - ❖ Parallel draining improved the FED throughput significantly, also will be used after LS2
- ❖ Successfully dealt with the operation (daq) related issues as they appeared
- ❖ We will be using the same Pixel DAQ (backend) system in LHC Run 3
- ❖ Entering Long Shutdown 2 aiming for a major change in pixel online software