


The Monopix chips: Depleted monolithic active pixel sensors with a column-drain read-out architecture for the ATLAS Inner Tracker upgrade

Ivan Caicedo*

On behalf of the LF-/TJ- Monopix design and measurement teams:
BONN, CERN, CPPM, CEA-IRFU

* caicedo@physik.uni-bonn.de





THE ATLAS INNER TRACKER UPGRADE FOR THE HL-LHC

The ATLAS experiment will upgrade its inner tracker system for the HL-LHC

**Max. instantaneous luminosity: of $7.5 \times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$
 (~200 interactions per bunch crossing)**

	Inner layer	Outer Layer
Occupancy	30 MHz/mm ²	1 MHz/mm ²
NIEL	$10^{16} \text{ n}_{\text{eq}}/\text{cm}^2$	$10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$
TID	1 Grad	80 Mrad
Area	O(1m ²)	O(10m ²)

+ Fast R/O architecture with 25 ns precision



ATLAS ITK Pixel Layout
(CERN-LHCC-2017-021 / ATLAS-TDR-030)

Radiation-hard hybrid pixel sensors will remain as the baseline (RD-53):

- Significant material budget (3% X₀ per layer).
- Complex (and expensive) module production.


**A complementary option for the outer layer?
 Depleted monolithic sensors in CMOS technology**

THE MONOPIX CHIPS

DMAPS with an integrated column-drain read-out architecture
(fast synchronous read-out architecture)

LF-MONOPIX01 (March 2017)


Large fill-factor
design in
LFoundry 150 nm
CMOS technology



T. Wang, et al.
DOI: 10.1088/1748-0221/12/01/C01039
P. Rymaszewski et al.
DOI: <http://doi.org/10.22323/1.313.0045>
T. Hirono, et al.
DOI: 10.1016/j.nima.2018.10.059

TJ-MONOPIX01 (February 2018)

Small fill-factor
design in
Towerjazz 180 nm
CMOS technology
with a process
modification




T. Wang, et al.
DOI: 10.1088/1748-0221/13/03/C03039
K. Moustakas, et al.
DOI: 10.1016/j.nima.2018.09.100



COLUMN-DRAIN R/O ARCHITECTURE

Why? Sufficient rate capability with affordable in-pixel logic density for CMOS pixels



Column-drain has already proven to be capable to handle the hit rates of the current inner ATLAS pixel layers (FE-I3)



Simulation studies for the outmost HL-LHC pixel layers agree



DEPLETED MONOLITHIC ACTIVE PIXEL SENSORS (DMAPS)


DMAPS in CMOS technology are suitable candidates for the outmost pixel layers

Commercial process, no hybridization (Reduced material budget and costs), considerable depleted regions in high-resistive substrates, fast charge collection by drift, multiple wells for shielding, scalable.

Two approaches:


“Large Fill Factor”

Large collecting well containing all the electronics



“Small Fill Factor”

Small collecting well, separate from the electronics







PROS: Short drift distances, strong E-field (Rad-hard)

CONS: Large sensor capacitance (Compromise on timing and noise), higher analog power.

PROS: Very small sensor capacitance

CONS: Long drift distances, compromised rad-hardness

LF-MONOPIX01



- **Large fill-factor** design in **LF 150 nm CMOS** technology
- High resistive substrate (**>2 kOhm-cm**)
- Large **50 x 250 μm^2** pixel array (**129 x 36**)
- Bunch-crossing clock frequency (**40MHz clock**)
- 40 MHz (up to **160MHz** by design) LVDS serial output
- Charge ADC sampling: **8-bit LE/TE time stamps (ToT)**
- Power: **55 μW /pixel (~1.7W/cm²)**

Radiation-hardness and sensor layout optimized in previous prototypes




Successful design efforts for cross-talk mitigation



Fast and low-power CSA and discriminator implementations






PIXEL LAYOUT IN LF-MONOPIX01



TOT RESPONSE AND INJECTION CAPACITANCE

-> Injecting charge directly to the pre-amplifier.
+ Low feedback voltage (VPFB): Longer ToT
 (sampling with **higher resolution**)

ToT vs. Inj, LF-MONOPIX01: Pix[26,10], TH = 0.855 V, VPFB=4




(Assuming 3.6 eV/e-)
²⁴¹Am: 16539 e-
 Tb X-rays: K_α 12353 e-
 K_β 13997 e-


$C_{inj} = Q / V \sim 2.75 \text{ fF}$

ToT can also be used for event differentiation or time-walk corrections.

BREAKDOWN AND DEPLETION




Most Probable Value for MIPs measured in LF-MONOPIX



Large collected charge (~10⁴ e-) in a highly resistive (>2 kΩm-cm) substrate.



MIP peak-ToT for DiscV1
(Note: Slow return to baseline)




200μm thick chip fully depleted at ~60V




* Neutron irradiation in Lubljana (JSI), samples annealed for 80 mins at 60°C

NOISE AND GAIN



Gain within 10-12 $\mu\text{V}/\text{e}^-$
(Mainly related to the discriminator version)



ENC within 180-240 e^- ,
with a dispersion
between 30 to 70 e^- .




Performance after NIEL irradiation to $1 \times 10^{15} \text{n}_{\text{eq}}/\text{cm}^2$



- **No loss in gain** after irradiation
- **Up to 150 e^- noise increase** due to ~ 1 MRad TID background in JSI


TUNING OF THRESHOLD DISTRIBUTIONS

Injection tuning: Fix global threshold
+ Binary search for optimal local threshold tuning



Unirradiated


→ **Before tuning:**
 $\sigma_2 \gg \sigma_1$ (~600e-)
After tuning:
 $\sigma_2 \sim \sigma_1$ (~100e-)



@ $1 \times 10^{15} n_{eq}/cm^2$
 $\sigma_1 \sim 130e^-$

Threshold still tuneable after irradiation →


Baseline tuning: Lower global threshold close to baseline
+ Tune local threshold according to noise hits




- **Threshold tunable** down to **~1400e-** (Noise occ. $< 10^{-7}$ hits/BX)
- Tuned threshold **dispersion ~100e-**

LEAKAGE CURRENT AND TOT RESPONSE

Leakage current



ToT response




- **Breakdown voltage still > 200V** after $1 \times 10^{15} n_{eq}/cm^2$ NIEL
- **ToT response not affected**

TB WITH 2.5 GEV ELECTRONS: HIT EFFICIENCY

- Non-irradiated


- Hit efficiency @ Noise occ. $\ll 10^{-7}$, TH~1700e- ($<10^{-7}$ @ 1400e-)
- 1% masked pixels from noise tuning (not broken).



99.6%
@ -200V

- Neutron irradiated ($1 \times 10^{15} n_{\text{eq}}/\text{cm}^2$)

- Hit efficiency @ Noise occ. $< 10^{-8}$, TH~1700e-
- $< 0.2\%$ masked pixels from noise tuning.
- Efficiency loss between pixels, as expected.




98.9%
@ -130V




(Voltage limited due to technical issues)

TB WITH 180 GEV PIONS: IN-PIXEL EFFICIENCY



- Deep N-well (Collecting electrode...)
- P-well (Inter-pixel region, isolation of electronics...)
- N-well (R/O electronics...)



5 μm *5 μm bins





TIMING PERFORMANCE (AT DEFAULT SETTINGS)



- **>80% of events are within 2 bins after neutron irradiation** up to $1 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$.
Remarkable for a $C_d \sim 400 \text{ fF}$ and promising for new designs with smaller C_d (Optimized Fill-Factor).
- **There is still room for improvement:**
 Optimization of parameters (current of CSA, discriminator, etc.), higher bias voltage, back side process.

Measurements with thinned chips and higher resolution ongoing.

TJ-MONOPIX01



- **Small fill-factor** design in **TJ 180 nm CMOS** technology
- Highly resistive p-epitaxial layer (**1 kOhm-cm**) with a process modification (additional n-type planar layer)
- Large **36 x 40 μm^2** pixel array (**224 x 448**)
- Bunch-crossing clock frequency (**40MHz clock**)
- 40 MHz CMOS serial output per flavour
- Charge sampling: **6-bit LE/TE time stamps (ToT)**
- Power: **3 μW /pixel ($\sim 0.18 \text{ W/cm}^2$)**

Fully integrated electronics in a small pixel volume



Increased radiation tolerance with a modified process




Low-noise and low-power analog front-end




PROCESS MODIFICATION IN TOWERJAZZ 180NM

Standard Process





Modified Process



W. Snoeys et al.
DOI: 10.1016/j.nima.2017.07.046

Rad-hard modified process tested on an "Investigator" chip




97% efficiency after $1 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$
(100e- threshold, 30 μm square pixel)


H. Pernegger, et al.
DOI: 10.1088/1748-0221/12/06/P06008

PIXEL LAYOUT AND P-WELL COVERAGE


REM DPW – top half of each column (112 pixels)




FULL DPW – bot half of each column (112 pixels)



2x2 pixel array (Top view)




Different P-well coverage on top and bottom column regions




CALIBRATION OF THE INJECTION CIRCUIT

55Fe Spectra. FLAV:HV. Rem Deep P-Well (Top [37, 147])
 Peak_0neq: 32 / Peak_1e15neq: 23 / Peak_1e15neq_lowTH: 31




ToT vs Injection Rem_DPW (Top) single-pixel.




- Calibration values are similar in "Top" and "Bottom", but different for unirradiated and irradiated samples:
Unirradiated: $\sim 33e^-/\text{DAC}$ **1×10^{15} Irradiated:** $\sim 42e^-/\text{DAC}$

THRESHOLD AND NOISE

* Neutron irradiation in Lubljana (JSI), samples annealed for 80 mins at 60°C




Unirradiated: $\mu = 349e^-$, $\sigma = 34e^-$
 1×10^{15} Irradiated: $\mu = 569e^-$, $\sigma = 66e^-$





ENC increased by $\sim 10e^-$ after $1 \times 10^{15} n_{eq}/cm^2$
 (Probably due to TID bckg)

IN-PIXEL EFFICIENCY (UNIRRADIATED)

2x2
Pixel
Array





W4_HV PSUB=-16V, PWELL=-0V, HV=30V_
Pix_Efficiency_FDPW (Unirradiated)



Low efficiency "corners" correlated with **large active areas** used for decoupling capacitors

----> Design layout to be optimized in future designs

MEAN HIT EFFICIENCY VS DEEP P-WELL COVERAGE



- Lower efficiencies in Full DP-Well regions (Bottom) than in Removed DP-Well (Top) ones.

MEAN HIT EFFICIENCY AFTER IRRADIATION


In MALTA
(very similar front-end and pixel pitch)

UNIRRADIATED

W4_HV PSUB=-16V, PWELL=-0V, HV=30V_
Efficiency

R-DPW

F-DPW




$1 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$

W4_HV_1e15 PSUB=-16V, PWELL=-0V, HV=30V_
Efficiency


Efficiency

Efficiency




Large efficiency drop (30-50%) after $1 \times 10^{15} \text{ n}_{\text{eq}}/\text{cm}^2$ neutron irradiation.

UNIRRADIATED



$5 \times 10^{14} \text{ n}_{\text{eq}}/\text{cm}^2$




R. Cardella's presentation
(PIXEL 2018 / Talk 55)

----> Fixes to the TJ modified process in pixel corners to enhance E-Field (M. Munker, PIXEL 2018 / Talk 53)


TIMING PERFORMANCE

HIT_OR - Trig
vs ToT


Unirradiated



1x10¹⁵ n_{eq}/cm²



Distributions of "HIT_OR signal - External trigger timestamp" in seed pixels from test beam (640 MHz sampling)



93% | 98%
(hits within
50 ns)

CONCLUSIONS

Operational column-drain read-out on fully monolithic CMOS pixel detectors in both small and large fill factor designs on a large pixel matrix

	LF-MONOPIX01		TJ-MONOPIX01	
DMAPS type	Large FF (150nm CMOS LFoundry)		Small FF (180nm CMOS, mod. Towerjazz)	
	Non-Irrad	$10^{15}n_{eq}/cm^2$	Non-Irrad	$10^{15}n_{eq}/cm^2$
Signal MPV	~16ke- (@60V)	~5.6ke (@200V)	~1.6ke-	~1.4ke-
ENC	~200±50e	~350±50e	~15±2e	~25±3e
Threshold	>1400±100e	>1700e±130e	>350e±35e	>570e±65e
Mean Effic.	99.6%	98.9%	97.1%	69.4%
Hits in 50ns	98.7% (*)	83% (*)	93%	98%

(*) Still r

WHAT'S NEXT?

- **LF-MONOPIX02 (end 2019)**

- Next iteration with CSA and discriminators with the best performance.
- Smaller pixel size (150x50) to reduce detector capacitance.

- **TJ-MONOPIX02 (end 2019)**


- Pixel layout according to the best performing fix to the TJ modified process in miniMALTA.
- Threshold tuning and reduction.
- Optimize active area layout in pixels.

- **CMOS-1 (mid-2020)**


RD-53 like, full size chip in a selected CMOS process and fill-factor approach.

	LF-Monopix02	RD53 outer layer
Pixel size	50 × 150 μm ²	50 × 50 μm ²
Analog power	16 - 20 μA/pixel	3 - 4 μA/pixel
Digital power	4 - 5 μA/pixel	2 - 3 μA/pixel
In-time thres.	1500 - 2000 e ⁻	1500 e ⁻
Min. detectable charge	1000 - 1500 e ⁻	1000 e ⁻

Modified process with additional p-implant:



Modified process with gap in n-layer:



M. Munkers's presentation
(PIXEL 2018 / Talk 53)



Thank you for your attention.

Q&A Time!

This research project received funding from the European Union's Horizon 2020 Research and Innovation programme under Grant Agreement no. 654168.

Moreover, it has been supported by a Marie Skłodowska-Curie Innovative Training Network Fellowship of the European Union's Horizon 2020 Research and Innovation Programme under grant agreement 675587-STREAM.

CMOS DEMONSTRATOR PROGRAM

A collaborative R&D effort within ATLAS focused on DMAPS prototypes with fast read-out architectures in different CMOS processes.


Previous iterations of these prototypes (passive sensors, or active ones with a first stage of the Front-End within the pixel) allowed to optimize the designs and improve radiation-hardness.

Chip name	Technology	Fill factor	Pixel size [μm^2]	R/O architecture	Status
ATLASpix	Foundry 1 180nm	Large	56 x 56	Asynchronous	Measurements
MALTA	Foundry 2 180nm	Small	36 x 36	Asynchronous	Measurements
TJ Monopix		Small	36 x 40	Synchronous	
Coolpix	Foundry 3 150 nm	Large	50 x 250	Synchronous	Measurements
LF Monopix		Large	50 x 250	Synchronous	
LF2		Large	50 x 50	Synchronous	




FROM LF-CPIX TO LF-MONOPIX


LF-CPIX Demonstrator (50 x 250 μm^2)



LF-MONOPIX01 (50 x 250 μm^2)



Large fill factor design. $C_d \sim 400\text{fF}$



An increase in detector capacitance has implications on **timing** and **noise**

$$\tau_{CSA} \propto \frac{1}{g_m} \frac{C_d}{C_f} \quad ENC_{thermal}^2 \propto \frac{4 kT}{3 g_m} \frac{C_d^2}{\tau}$$



- Electronics are directly coupled to the collecting node through C_{pw}**
- Special efforts on design to minimize cross-talk with digital signals
 - Increase of minimum operational threshold

PROTOTYPE DEVELOPMENT LINE



- Subm. in **Sep. 2014**
- 33 x 125 μm^2 pixels
- Fast R/O coupled to FE-I4
- Standalone R/O for test

- Subm. in **Mar. 2016**
- **CPIX Demonstrator in LF**
- 50 x 250 μm^2 pixels
- Fast R/O coupled to FE-I4
- Standalone R/O for test




Irradiated without substantial performance loss

LF-MONOPIX01 (Monolithic)





- Subm. in **Aug. 2016**
(Back: End of Mar. 2017)
- “Demonstrator size”
- 50 x 250 μm^2 pixels
- 150 nm CMOS
- **Fast (Col. Drain) standalone R/O**



Fully integrated Speed and digital R/O



DESIGN CHALLENGES



In Token propagation:

“Current steering logic”



-> Limit the current to avoid glitches




In Data R/O (LE/TE, address):

Differential lines + Source followers

-> Avoids current injection into the PW when switching from high to low



PREAMPLIFIERS AND DISCRIMINATORS




NMOS input pre-amp.

Bias I ~ 17 μ A

Peak time ~20 ns
(4ke- signal)

ENC (Simulation)
~ 170 e-

Faster




CMOS input pre-amp.

Bias I ~ 15 μ A

Peak time ~25 ns
(4ke- signal)

ENC (Simulation)~
135 e-


(Analog power
from periphery)



Discriminator V1

Bias I ~ 4.5 μ A

Two-stage open
loop structure





Discriminator V2

Self-bias < 4 μ A

Self-biased
differential
amplifier +
CMOS inverter


Faster



T. Wang, Bonn

TOT RESPONSE AND CALIBRATION




Data from energy loss by 2.5 GeV electrons (MIPs) in silicon for different bias voltages (without cluster size selection)



Landau+Gaussian convolution fit to describe every calibrated distribution.






Applying per-pixel calibration




R ~ 7.3 k $\Omega\text{-cm}$

> 2 k $\Omega\text{-cm}$, but also higher than previous measurements in other wafers from the same foundry (3.5 and 5.5 k $\Omega\text{-cm}$)

NOISE AND GAIN




ENC within 120 to 240 e-, with a dispersion between 30 to 70 e-.




Gain within 10-12 $\mu V / e^-$

UNTUNED THRESHOLD DISTRIBUTIONS





Untuned threshold dispersion for flavours with the **V1** discriminator
 ~400-600 e- (plus 350-400 e- for those with integrated pixel R/O logic and the **V2** discriminator)



NOISE OCCUPANCY AT LOW THRESHOLD



– Non-irradiated

- Threshold: **1400 e-**
- Dispersion due to noise baseline tuning
- Bias V: -200V
- Cooled with dry ice.





– Neutron irradiated ($1 \times 10^{15} n_{eq}/cm^2$)

- Threshold: **1700 e-**
- Bias V: -130V (due to technical issues)
- Cooled with dry ice.





TEST BEAM CAMPAIGNS



LF-MONOPIX (unirradiated and neutron-irradiated samples) exposed to MIPs at ELSA (2.5 GeV e-) and the H8 line of CERN's SPS (180 GeV pions)

Sample of event correlation (@SPS)
MONOPIX <-> MIM26 (6)



– **MIMOSA26 x 6**

- Pixel size: 18.2 μm x 18.2 μm
- 1152 μs /frame (rolling shutter)



– **FE-I4 x 1**

- Pixel size: 250 μm x 50 μm
- Timing resolution: 25ns (trig. by scintillator + TLU)

TEST BEAM CAMPAIGNS

MONOPIX planes (unirradiated and neutron-irradiated samples) exposed to MIPs at ELSA (2.5 GeV e-) and the H8 line of CERN's SPS (180 GeV pions):

Measurements for different bias and threshold settings.




- Avg: 2.2
- Max: ~20 clust/frame



- Avg: 0.8
- Max: ~6 clust/frame



TB @ ELSA: IN-PIXEL EFFICIENCY




- Deep N-well (Collecting electrode...)
- P-well (Inter-pixel region, isolation of electronics...)
- N-well (R/O electronics...)




E-TCT MEASUREMENTS

* Neutron irradiation in Lubljana (JSI),
samples annealed for 80 mins at 60°C





E-TCT measurement on LF test structures thinned to 200µm
I. Mandić, RD50 workshop 2017



E-TCT measurement on LF-MONOPIX (775µm thick)
L. Vigani. University of Oxford.

IMPROVEMENT AFTER BACKSIDE-PROCESS

* Neutron irradiation in Lubljana (JSI), samples annealed for 80 mins at 60°C





Reduction in leakage current after thinning and BS-process

E-TCT measurement on LF test structures thinned and Backside-processed to 200µm



I. Mandić, RD50 workshop 2017

TJ-MONOPIX01 GAIN




Gain of ~400 $\mu\text{V}/e^-$ (or larger) achieved under different bias schemes

IN-PIXEL EFFICIENCY (UNIRRADIATED PMOS VS HV)



DIFFERENCES DUE TO N-LAYER DOPING


W4_HV PSUB=-16V, PWELL=-0V, HV=30V_
Efficiency



(Noise occupancy < 10 Hz/pixel)

W04 (HV): UNIRRADIATED


W12_HV PSUB=-16V, PWELL=-0V, HV=30V_
Efficiency




W12 (HV): UNIRRADIATED

- Mean efficiency larger for unirradiated W4 than for W12

CLUSTER SIZE FROM TEST BEAM (TJ-MONOPIX)





W04 (HV): UNIRRADIATED



W04 (HV): $1 \times 10^{15} n_{eq}/cm^2$

- The cluster size decreases after irradiation ---> Less charge sharing.

55-FE SPECTRA BEFORE AND AFTER IRRADIATION



- We observe charge sharing in the unirradiated sample, but not after irradiation
(This observation agrees with the cluster size measurement during test beam)