


Pixel detector R&D for the Compact Linear Collider (CLIC)

Mathieu Benoit, University of Geneva
on behalf of the CLICdp Collaboration


The Compact Linear Collider

- Proposed linear collider with two-beam acceleration

- e+ e- collisions
- Achieves field gradients of ~ 100 MV/m
- Center of mass energy stages: 380 GeV \rightarrow 3 TeV
- Physics goals: precision SM Higgs, Top and BSM physics



For the vertex and tracking detector:




- Low Power consumption**
50mW/cm² target in the vertex detector
 - air-flow cooling
 - Power-pulsing
- Triggerless readout**



- Low Mass** – 0.2% X_0 per vertex layer
- High Single point resolution**
 - Vertex : $\sigma_{SP} \sim 3\mu\text{m}$
 - Tracker : $\sigma_{SP} \sim 7\mu\text{m}$
- Precise time stamping** ~ 5 ns
 - Background reduction


The CLIC vertex and tracking detector

A light weight vertex detector





- **Pixel size** : $25 \times 25 \mu\text{m}^2$, $\sigma_{\text{SP}} \sim 3\mu\text{m}$
- **Timing resolution** : $< 5 \text{ ns}$
- **Material**: $0.2 \% X_0 / \text{layer}$
- **Moderate radiation exposure** :
NIEL: $< 10^{11} n_{\text{eq}} / \text{cm}^2 / \text{y}$
TID: $< 1 \text{ kGy} / \text{year}$

A large area tracker (140m^2)






- **Pixel size** : $50 \mu\text{m} \times 0(\text{mm})$, $\sigma_{\text{SP}} \sim 7\mu\text{m}$
- **Timing resolution** : $< 5 \text{ ns}$
- **Material**: $1-2 \% X_0 / \text{layer}$
- **$\sim 140\text{m}^2$ of instrumented surface !**

Vertex and tracking R&D cycles




Our toolbox




**Timepix3 Telescope @ SPS
and Caribou universal readout**

Tools: The CLICdp Timepix3 Telescope and Caribou readout



The CLICdp Timepix3 telescope

- 7 x Timepix3 telescope planes
- Continuous readout
- ~ 1.2 ns time resolution on tracks
- ~ 2 μ m resolution at the DUT
- Flexible mechanics with rotation stages for angle study



The CaRIBOu universal readout framework





- Multi-chip modular r/o framework
- Stand-alone system based on Zynq SoC running YOCTO Linux
- [Peary generic DAQ software](#)
- [Generic CaR board](#) for powering and monitoring of DUT
- Implementation for CLICPix, CCPDs, ATLASPix, FEI4, H35DEMO and more ...

Tools : Allpix²

CERN.CH/allpix-squared






- A **Modular, Generic** Simulation Framework for pixelated Detectors
 - Generic simulation of pixel,strip detectors
 - Simple text base description of the geometry, simulation parameters
 - Charge transport and TCAD Electric Field import facilities
 - Visualisation and digitisation
 - Output in popular formats (EUDET,PROTEUS, Corryvreckan, etc..)
 - Provided pre-compiled, via CVMFS, Docker
 - Continuous integration and unit test



Nuclear Inst. and Methods in Physics Research, A 901 (2018) 164–172




CLIC Vertex and tracker technologies





See [presentation](#) by A. Velyka in previous session for details on ELAD

Hybrid sensors



See [presentation](#) by M. Idzik in previous session for more details

Monolithic sensors



Sensor-ASIC integration

- Lower material
- Large area production possible
- Trade-off between performance and integration




Hybrid planar sensors

The CLICPix2 ASIC

- Timepix/Medipix chip family
- 65nm CMOS Technology
- 128x128 pixels, **25x25 μm^2**
- **5 bit TOT and 8 bit TOA** for each pixels
- Shutter based readout with data compression
- **Power Pulsing** of matrix and readout block

Hybridization and testing

- FBK and Advacam Active edge sensors produced with CLICPix2 footprint
- Bumping performed by **IZM** using **SnAg** bumps and handle wafers -> Challenging !
- Best assemblies with **<0.5%** of **unresponsive or disconnected** bumps
- Test beam characterization ongoing



See A. Nürnberg 2016 JINST 11 C11039 for testbeam results on CLICPix







Image of a bumped CLICpix2 ASIC from IZM:





Capacitively-Coupled Pixel Detectors (CCPD)

(CCPDv3)C3PD+CLICPix(1)2

- **2 sensors, CCPDv3 and CLIC CCPD (C3PD)** were designed in ams aH18 HV-CMOS technology
 - (64x64) 128x128, 25x25 μm^2 pixels
 - Substrate resistivity from **20 to 200 Ωcm**
- First **amplification layers integrated in sensors** to provide large signal at output
- **I²C 2-wire slow-control** interface (C3PD)
- Coupling with ASIC done through a **very thin layer of glue** forming a capacitor (Low mass!)
 - Glueing method developed to using **flip-chip** assembly to achieve down to **100 nm glue layers**
 - **Fast prototyping method** wrt planar sensors






Nucl. Instrum. Methods Phys. Res., A 823 (2016) 1-8
PhD Thesis M. Buckland CERN-THESIS-2018-114
I. Kremastiotis 2017 JINST 12 C12030
M Vicente et al., CLICdp-Note-2017-003






Also demonstrated on large (2x2 cm²) area : [2018 JINST 13 P12009](#)

Capacitively-Coupled Pixel Detectors (CCPD)

Tracking performance and energy resolution (C3PD)



Tracking performance versus track angle of incidence (CCPDv3)



[CERN-THESIS-2018-114](#)


Small-Fill factor CMOS sensors

CMOS electronics integrated in **p-well separated from collection electrode:**


- Minimisation of **diode size**
- Minimisation of **sensor capacitance** down to \sim fF (large S/N)
- Process modifications to achieve **full lateral depletion** (W. Snoeys et. al)
- Further modifications proposed to improve timing and radiation hardness, see [Monday presentation by M. Munker](#)

Investigator analogue test-chip:


- Analogue test-chip developed for ALICE ITS upgrade, produced in 180 nm CMOS imaging process
- Various pixel layouts implemented in different pixel layouts, electrode to pwell spacings



HR CMOS standard process:





HR CMOS modified process:



Test-beam results for both process variants:


- **Spatial resolution** \sim 7 μ m for threshold values of \sim 400e
- **Fully efficient operation** to threshold values below \sim 400e
- **Timing resolution** \sim 6 ns (limited by readout)



Small-Fill factor CMOS sensors: CLICTD


Promising results of 180 nm HR CMOS imaging process trigger design of fully monolithic CLIC tracker chip:

- **Super-pixel segmented in high granular collection diodes** to maintain fast charge collection while reducing digital logic
- Super pixel size of **30 μm x 300 μm**
- Diode size of **30 μm x 37.5 μm**



Diode discriminator outputs combined in 'OR' gate:

- 8-bit ToA and 5-bit ToT measurements
- Storage of **hit-pattern**
- 100 MHz clock for **10 ns time binning**



Different operation modes:

- 8 bits time stamping information (ToA) + 5 bits energy information (ToT)
- 13 bits time stamping information (ToA)
- 13 bits photon counting (number hits that are above threshold)





Design completed, UVM Verification ongoing



Large Fill-Factor CMOS sensors

Implementation of fully **monolithic** sensors in ams aH18 process using high-resistivity wafers

- **180nm HV-CMOS Engineering** run on **20-200 Ω cm substrate**
- Thinned down to **60 μ m**
- **130x40 μ m²** pixels, 25x400 pixels
- **6 bit TOT** and **10 bit TOA** (up to 16 ns)
- Uniform breakdown across wafers at **60-85V**
- **Threshold** down to **600e**, **120e dispersion**
- **Full length** column sensor (1.9cm)
- **Trigger-less** readout
- Serializer, PLL, High-Speed data transmission (**1.25Gbps**, **aurora 8b/10b**)
- Initially design for ATLAS , **Radiation hard up to $>1 \times 10^{15} n_{eq}/cm^2$** , **100MRad**
- **Close to CLIC Requirements**




I. Peric et al., A high-voltage pixel sensor for the ATLAS upgrade, Nucl. Instrum. Meth. (2018), in press, DOI: 10.1016/j.nima.2018.06.060.





Breakdown voltage on wafer

Large Fill-Factor CMOS sensors

- ATLASPix was tested in beam at FNAL, CERN SPS using the FEI4 and Timepix3 telescopes
 - Operated with **16 ns timestamp granularity**
 - Known row delay dependence corrected
 - **Timing resolution ~ 7 ns measured**
 - **Spatial resolution : $\sim 12\mu\text{m}$ in row direction**
 - **Efficiency at $0^\circ > 99.5\%$, no pixel masked**
 - **Noise $\ll 10^{-6}/25\text{ns}$**





In-pixel efficiency




Large Fill-Factor CMOS sensors

Edge efficiency



Residuals



Following promising results, a CLIC compatible chip with modified pitch and 10 ns timestamp to be submitted in 2019!



Conclusion


- The CLIC accelerator and the proposed physics measurements impose strict requirements on the vertex and tracking detector:
 - good single point resolution, low material budget
 - High occupancy requiring fine timestamping of hits
- The CLICdp vertex and tracking R&D focus on studying the available pixel detector technologies through simulation and characterization
 - Allpix² and TCAD simulation tools used to gain understanding of the devices
 - The Timepix3 telescope is used to characterize existing devices and evaluate their performances
 - Many devices studied : Planar sensors with fine pitch, ELAD Sensors, CCPDs, SOI pixel detectors , and CMOS sensors with small and large fill factor
 - Our device study allowed to identify promising technologies for CLIC vertex and tracker



backup



depletion




Enhanced Lateral Drift sensors (ELAD)

Concept to improve spatial resolution for thin sensors,
H. Jansen (DESY/PIER):


- Deep implants to shape electric field lines in sensor
- Suggestive epitaxial layer grow and implantation
- Increased “linearised” charge sharing

Results of TCAD simulations show increased charge sharing for given pitch & thickness
-> Production of wafer with various deep implant doping ongoing


Lateral 3electric field:




Current from MIP:



TCAD simulations for p-type ELAD:



Allpix² validation



290V

See [presentation](#) by A. Velyka in previous session for details





Patent DE102015116270B4

SOI sensors

- **Monolithic integration** with sensor electronics separated from high-resistivity substrate by Oxide layers
- Cracow SOI test chip in **200nm LAPIS SOI process**, different parameters:
 - $\geq 30 \times 30 \mu\text{m}^2$ pixels
 - single-SOI and double-SOI wafers
 - different readout schemes implemented
- First test beam results for 500 μm thickness
 - SOI HR-CMOS: $30 \times 30 \mu\text{m}^2$ pitch, **Efficiency > 97%**, $\sigma_{\text{SP}} = 2 \mu\text{m}$


CLIPS : CLICPixel SOI in production

- $4.4 \times 4.4 \text{ mm}$ (previous 2.9 mm)
- Targets
 - spatial resolution $< 3 \mu\text{m}$
 - time resolution $< 10 \text{ ns}$
- Analog charge and time information in **storage capacitors in each pixel**
--> **no need for fast clock distribution** into matrix
- Snapshot analog **readout between bunch trains** with external ADC
- Timing reference base on **tuned current source**




See [presentation](#) by M.Idzik in previous session for more details



CCPD Assembly process



CCPD Assembly process (In parallel)






CCPD Assembly process



CCPD Assembly process

After assembly, we achieve routinely glue thickness of $< 500\text{nm}$ with a variation of 100nm across 2cm

#	<i>align1</i> [μm]	<i>align2</i> [μm]	<i>align2 - align1</i> [μm]
4	2.13	2.13	1.41
5	3.54	2.03	1.57
6	3.77	2.36	1.31
7	3.88	1.85	2.03
8	2.56	3.36	-0.8



10 μm

EHT = 20.00 kV
WD = 10.0 mm
Signal A = AsB

SET29

Date : 7 Jun 2016
Mag = 1.50 K X
Laura Gomez




Glue layer thickness

Energy Dispersive X-Ray Spectroscopy was used to investigate which material are present in the cross section

Aluminium

Copper

Silicon



Glue layer thickness

Energy Dispersive X-Ray Spectroscopy was used to investigate which material are present in the cross section

Aluminium

Copper

Silicon

