



ALICE


Status of the readout for the ALICE TPC upgrade

14th December 2017

Christian Lippmann




ALICE TPC overview



- Diameter: 5 m, length: 5 m
- Gas:
 - Ne-CO₂-N₂,
 - (Ar-CO₂ in 2015, 2016 and 2018)
- Max. drift time: ~100 μs
- 18 sectors on two sides
- Inner readout chambers: IROC
- Outer readout chambers: OROC

Continuous operation

Typical data taking with TPC in **RUN3**: High luminosity Pb-Pb collisions



- Maximum drift time of electrons in TPC: ~ 100us
- Average event spacing: ~20us
- Event pileup
- Triggered operation does not make sense
- Minimize ion backflow (IBF) in different way




Continuous read-out
Micro Pattern Gas Detectors


New Readout chambers

- **Continuous read-out required:**
 - No gating possible
 - 4-GEM stacks with low ion backflow

OROC



IROC






ALICE



TPC sector layout

- FEE is arranged in 18 sectors on 2 sides
- Each sector has 5 readout partitions with up to 20 Front End Cards (FECs) each
- FECs are held by separate "Service Support Wheel"
- Weight of FEE is decoupled from TPC through flexible signal connectors




Readout strategy

- **Continuously read all ADC values (no compression)**
- **Radiation hard data and control link: CERN GBT system**
- **Online data correction (baseline fluctuations, common mode effect) and cluster finding in CRU (FPGA based readout card)**




Front End Card schematic

- **Front-End ASIC: SAMPA**
- **On the FEC:**
 - 160 FE channels
 - 5 SAMPAs
 - 2 GBT_x
 - 1 GBT-SCA
 - 1 VTT_x
 - 1 VTR_x





Almost final FEC (1)

TPC Front End Card Rev 1 with integrated flexible signal cables (rigid flex)




FEC integration (1)

- FECs are installed into water-cooled copper envelopes



FEC integration (2)

- Decouple weight of FEE from detector to avoid mechanical deformation by use of flexible signal cables (as in RUN2)






SAMPA overview (1)

- **SAMPA was designed by Sao Paulo University (Brasil) and Bergen University (Norway) for ALICE TPC and MCH systems**
 - TSMC CMOS 130 nm, 1.25V technology
 - 32 channels, Front-end + ADC + DSP
 - package size $\leq 15 \times 15 \text{mm}^2$ (total footprint)
 - ADC: 10-bit resolution, 10MS/s, ENOB > 9.2
 - DSP functions: pedestal removal, baseline shift corrections, zero-suppression
 - Data transmission: up to 11 e-link at 320 Mbps to GBT, SLVS I/O
 - Power < 32 mW/channel (Front End + ADC)

TPC Mode	MCH Mode
<ul style="list-style-type: none">▪ Negative Input charge▪ Sensor capacitance: 12 – 25 pF▪ Sensitivity: 20mV/fC & 30mV/fC▪ Noise: ENC $\leq 580 e^-$ @ 18.5pF▪ Peaking time: ~ 160 ns, return to▪ Baseline return: <500 ns	<ul style="list-style-type: none">▪ Positive input charge▪ Sensor capacitance: 40–80 pF▪ Sensitivity: 4mV/fC▪ Noise: ENC $\leq 950 e^-$ @ 40pF 1600 e- @80pF▪ Peaking time: ~ 300 ns▪ Baseline return: <550 ns

SAMPA overview (2)


- Analog FE, ADC and DSP all in one substrate, in a small package





SAMPA versions: Overview



- **v2**
 - problem with band-gap and ADC linearity
 - prone to Single-Event-Latchups (SELs) in the pedestal memory
 - saturation of CSA (9-10 nA) quite close to current expected on pads
 - **v3**
 - band-gap fixed (but can also be overwritten by external voltage)
 - ADC improved
 - SEL fixed (by using well known memory cell technology)
 - saturation of CSA issue remains
 - **v4**
 - submitted at the same time as v3
 - same as v3 but with factor 3 margin for CSA saturation (30 nA)
 - FE noise increase by $\sim 4\%$
- Fully characterized in 2016/17
- Both versions under test. Potentially final



- **Non-linearity < 0.1% up to about 80% of the range**
- **Non-linearity < 0.5% up to about 90% of the range**

Noise analog front end

Measured using analog test chip (v2)



- Data does not contain ADC quantization error nor other noise sources
- Digital activity (ADC and DSP switching, etc.) in the SAMPA has small impact in the analog frontend performance



Digital Signal Processing (1)

- **DSP based on ALICE ALTRO**
- **Functionality:**
 - **Trigger handling with multi-event buffer and readout of pre-trigger samples**
 - **Alternatively continuous readout**
 - **Baseline correction 1 (BC1): Fixed value per channel or pattern memory subtraction**
 - **Tail cancellation filter**
 - **Baseline correction 2 (BC2): Moving average filter**
 - **Baseline correction 3 (BC3): Slope based filter**
 - **Zero suppression or Huffman compression**
 - **Cluster sum**
 - **Daisy chaining**




Digital Signal Processing (2)


- **DSP based on ALICE ALTRO**
- **Functionality:**
 - **Trigger handling with multi-event buffer and readout of pre-trigger samples**
 - **Alternatively continuous readout**
 - **Baseline correction 1 (BC1): Fixed value per channel or pattern memory subtraction**
 - **Tail cancellation filter**
 - **Baseline correction 2 (BC2): Moving average filter**
 - **Baseline correction 3 (BC3): Slope based filter**
 - **Zero suppression or Huffman compression**
 - **Cluster sum**
 - **Daisy chaining**
- **DSP can be bypassed → used by TPC!**
- **DSP bypass: ADC values are continuously sent to serializers**

BC2 and BC3 principle

BC2 operation




BC3 operation



- **BC2: Moving average filter calculates average from values within settable thresholds**
- **BC3: Follows the signal limited by settable slopes**

System integration

- **Front End Card prototypes (Rev 0a) on a GEM read-out chamber**





Direct readout data stream (1)

- **SAMPA data stream in direct mode is without any header**
- **How do we guarantee alignment of the data?**
- **ADC alignment can be checked as the ADC clock is transmitted as well**
- **Synchronisation (SYNC) pattern sent once at start of data taking**
- **ADC alignment and SYNC pattern have been checked in the lab with up to 6 FECs (30 SAMPAs) and no issues found**



Direct readout data stream (2)

```
00229 : 0x005 (1) 0x001 (1) 0x005 (1) 0x005 (1) 0x005 (0)
00230 : 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1)
00231 : 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1)
00232 : 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1)
00233 : 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1)
00234 : 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1)
00235 : 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1)
00236 : 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1)
00237 : 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1)
00238 : 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1)
00239 : 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1)
00240 : 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1)
00241 : 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1)
00242 : 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1)
00243 : 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1) 0x015 (1)
00244 : 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0)
00245 : 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0)
00246 : 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0)
00247 : 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0)
00248 : 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0)
00249 : 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0)
00250 : 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0)
00251 : 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0)
00252 : 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0)
00253 : 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0)
00254 : 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0)
00255 : 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0)
00256 : 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0)
00257 : 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0) 0x015 (0)
00258 : 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0)
00259 : 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0) 0x00a (0)
00260 : 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1)
00261 : 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1) 0x00a (1)
00262 : 0x014 (1) 0x019 (1) 0x00d (1) 0x002 (1) 0x01f (1)
00263 : 0x012 (1) 0x012 (1) 0x012 (1) 0x012 (1) 0x011 (1)
```


SYNC Pattern from 5 data streams (2.5 SAMPAs)

ADC Clock


ADC Clock checking starts here.

ADC Channel 0, Time-Bin "0"

System noise



Noise histogram showing also target value of 1 LSB



2D noise plot on detector surface


1 LSB \approx 670 e (ENC)



ALICE

Noise with HV and source (1)

- Noise with radioactive source in center of chamber still good
- Load: $\sim 3\text{nA}$ per pad, as expected in RUN3






ALICE


Noise with HV and source (2)

- Noise with radioactive source in center of chamber still good
- Load: ~ 3nA per pad, as expected in RUN3

Noise histogram on IROC with HV on




Noise histogram on IROC with source



System performance

- Beam test with one IROC at PS
- Example: Particle identification performance at 2 GeV/c






Summary and outlook

- Major upgrade of the ALICE experiment for installation in 2019/20
- New TPC readout chambers based on quadruple GEM stacks
- New electronics for **continuous readout using rad hard GBT system**
- **SAMPA** ASIC with 32 channels, pre-amp, shaper, 10 bit ADC and DSP
- Analog and digital functionality on the same chip
- Very good noise, good linearity
- Good ADC performance
- Final (hopefully) SAMPA version received, under test now
- SAMPA and FEC mass production starts in 2018




ALICE

HV scheme





FEE and LV scheme



- 1) Low impedance ground connection from each FEC to chamber body: 1 per IROC FEC, up to 3 possible per OROC FEC
- 2) Low impedance ground connection from each FEC to SSW: For all FECs